Low polling time TDM ONOC with direction-based wavelength assignment

Optical network-on-chip (ONoC) is a promising technology for future on-chip many-core communications. ONoC can achieve high bandwidth density and low communication latency under low network cost, which leads to an energy-efficient network. Time-division multiplexing (TDM)-based ONoC aims to solve the congestion problem faced by many optical circuit switching (OCS)-based mesh ONoCs. But TDM-based ONoC still suffers fromhigh network polling time, which causes high average network latency, especially under low network load. In this paper, we propose a novel TDMONoC using torus topology and direction-based wavelength assignment, named TTWA. TTWA ONoC combines TDM communication strategy and torus network topology to solve the congestion problem under the heavy network load faced by OCS-based ONoCs.With the utilization of direction-based wavelength assignment and torus topology, we further propose a high-efficiency communication strategy to improve the adjacent inter-cluster parallel communications and decrease the total TDM slot number, which contributes to a smaller network polling time and lower average network latency. A novel optical router is simultaneously designed to meet the communication strategy in TTWA. The analyses and simulation results indicate that TTWA ONoCimproves the polling time compared with other TDM-based ONoCs and achieves better network performance compared with the equivalent OCS-based ONoCs under various synthetic traffic patterns and realistic scientific applications. After the calculation,TTWA ONoC reduces the network insertion loss of OCS-based mesh ONoC 46.92% and that of OCS-based torus ONoC 31.75% and reduces the required laser power of OCS-based mesh ONoC 62.90% and that of OCSbased torus ONoC 40.66% under the worst-case situation.

[1]  Michal Lipson,et al.  WDM-compatible mode-division multiplexing on a silicon chip , 2014, Nature Communications.

[2]  Weihua Xu,et al.  Performance Optimization and Evaluation for Torus-Based Optical Networks-on-Chip , 2015, Journal of Lightwave Technology.

[3]  Long Zheng,et al.  Architecture-based design and optimization of genetic algorithms on multi- and many-core systems , 2014, Future Gener. Comput. Syst..

[4]  Chita R. Das,et al.  A low latency router supporting adaptivity for on-chip interconnects , 2005, Proceedings. 42nd Design Automation Conference, 2005..

[5]  Michal Lipson,et al.  Broadband Operation of Nanophotonic Router for Silicon Photonic Networks-on-Chip , 2010, IEEE Photonics Technology Letters.

[6]  Rami G. Melhem,et al.  Distributed Path Reservation Algorithms for Multiplexed All-Optical Interconnection Networks , 1999, IEEE Trans. Computers.

[7]  Yu Zhang,et al.  Firefly: illuminating future network-on-chip with nanophotonics , 2009, ISCA '09.

[8]  Cheng Li,et al.  LumiNOC: A Power-Efficient, High-Performance, Photonic Network-on-Chip , 2012, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[9]  Alyssa B. Apsel,et al.  Leveraging Optical Technology in Future Bus-based Chip Multiprocessors , 2006, 2006 39th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO'06).

[10]  Haibo Chen,et al.  IMR: High-Performance Low-Cost Multi-Ring NoCs , 2016, IEEE Transactions on Parallel and Distributed Systems.

[11]  Leonid Oliker,et al.  Silicon Nanophotonic Network-on-Chip Using TDM Arbitration , 2010, 2010 18th IEEE Symposium on High Performance Interconnects.

[12]  D.H. Albonesi,et al.  On-Chip Copper-Based vs. Optical Interconnects: Delay Uncertainty, Latency, Power, and Bandwidth Density Comparative Predictions , 2006, 2006 International Interconnect Technology Conference.

[13]  A. Biberman,et al.  Broadband Silicon Photonic Electrooptic Switch for Photonic Interconnection Networks , 2011, IEEE Photonics Technology Letters.

[14]  C. Qiao,et al.  Reconfiguration With Time Division Multiplexed MINs for Multiprocessor Communications , 1994 .

[15]  Ian O'Connor,et al.  Optical solutions for system-level interconnect , 2004, SLIP '04.

[16]  José F. Martínez,et al.  A power-efficient all-optical on-chip interconnect using wavelength-based oblivious routing , 2010, ASPLOS XV.

[17]  Xi Chen,et al.  Iris: A hybrid nanophotonic network design for high-performance and low-power on-chip communication , 2011, JETC.

[18]  David H. Albonesi,et al.  Phastlane: a rapid transit optical routing network , 2009, ISCA '09.

[19]  W. Dally,et al.  Route packets, not wires: on-chip interconnection networks , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[20]  Michal Lipson,et al.  Performance guidelines for WDM interconnects based on silicon microring resonators , 2011, CLEO: 2011 - Laser Science to Photonic Applications.

[21]  Shaahin Hessabi,et al.  All-Optical Wavelength-Routed Architecture for a Power-Efficient Network on Chip , 2014, IEEE Transactions on Computers.

[22]  Masahiro Sowa,et al.  Basic Network-on-Chip Interconnection for Future Gigascale MCSoCs Applications: Communication and Computation Orthogonalization , 2006 .

[23]  D.A.B. Miller,et al.  Rationale and challenges for optical interconnects to electronic chips , 2000, Proceedings of the IEEE.

[24]  Wei Zhang,et al.  A Low-power Low-cost Optical Router for Optical Networks-on-Chip in Multiprocessor Systems-on-Chip , 2009, 2009 IEEE Computer Society Annual Symposium on VLSI.

[25]  Huaxi Gu,et al.  Network condition-aware communication mechanism for circuit-switched optical networks-on-chips , 2016, IEEE/OSA Journal of Optical Communications and Networking.

[26]  Wei Zhang,et al.  A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.

[27]  Jung Ho Ahn,et al.  Corona: System Implications of Emerging Nanophotonic Technology , 2008, 2008 International Symposium on Computer Architecture.

[28]  Luca P. Carloni,et al.  Photonic NoC for DMA Communications in Chip Multiprocessors , 2007 .

[29]  Abderazek Ben Abdallah,et al.  PHENIC: silicon photonic 3D-network-on-chip architecture for high-performance Heterogeneous many-core system-on-chip , 2013 .

[30]  Mikko H. Lipasti,et al.  Optical tokens in many-core processors , 2010 .

[31]  Gilbert Hendry,et al.  Architectural Exploration of Chip-Scale Photonic Interconnection Network Designs Using Physical-Layer Analysis , 2010, Journal of Lightwave Technology.

[32]  M. Lipson Guiding, modulating, and emitting light on Silicon-challenges and opportunities , 2005, Journal of Lightwave Technology.

[33]  John E. Bowers,et al.  8 × 8 × 40 Gbps fully integrated silicon photonic network on chip , 2016 .

[34]  P. Dumon,et al.  Low-loss, low-cross-talk crossings for silicon-on-insulator nanophotonic waveguides. , 2007, Optics letters.

[35]  Luca Benini,et al.  Networks on chip: a new paradigm for systems on chip design , 2002, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition.

[36]  Rami G. Melhem,et al.  Reconfiguration with Time Division Multiplexed MIN's for Multiprocessor , 1994, IEEE Trans. Parallel Distributed Syst..

[37]  Dongrui Fan,et al.  A Novel Two-Layer Passive Optical Interconnection Network for On-Chip Communication , 2014, Journal of Lightwave Technology.

[38]  Yingtao Jiang,et al.  A Generic Optical Router Design for Photonic Network-on-Chips , 2012, Journal of Lightwave Technology.

[39]  Rami G. Melhem,et al.  Reducing communication latency with path multiplexing: in optically interconnected multiprocessor systems , 1995, Proceedings of 1995 1st IEEE Symposium on High Performance Computer Architecture.

[40]  A. Biberman,et al.  Silicon Microring Resonator-Based Broadband Comb Switch for Wavelength-Parallel Message Routing , 2007, LEOS 2007 - IEEE Lasers and Electro-Optics Society Annual Meeting Conference Proceedings.

[41]  Glen Kramer,et al.  Wavelength-division-multiplexed passive optical network (WDM-PON) technologies for broadband access: a review (Invited) , 2005 .

[42]  Christopher Batten,et al.  Silicon-photonic clos networks for global on-chip communication , 2009, 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip.

[43]  George Kurian,et al.  ATAC: A 1000-core cache-coherent processor with on-chip optical network , 2010, 2010 19th International Conference on Parallel Architectures and Compilation Techniques (PACT).

[44]  Qianfan Xu,et al.  12.5 Gbit/s carrier-injection-based silicon micro-ring silicon modulators. , 2007, Optics express.

[45]  Luca P. Carloni,et al.  Photonic Networks-on-Chip for Future Generations of Chip Multiprocessors , 2008, IEEE Transactions on Computers.