Asynchronous design: A promising paradigm for electronic circuits and systems

This paper introduces the potential benefits of using asynchronous circuits in integrated chips. Their potential advantages in high speed, low power, design of secure chips and enhancing the yield are discussed. In addition, drawbacks of using asynchronous circuits are listed and some practical solutions are proposed.

[1]  Jim D. Garside,et al.  AMULET3: a high-performance self-timed ARM microprocessor , 1998, Proceedings International Conference on Computer Design. VLSI in Computers and Processors (Cat. No.98CB36273).

[2]  Marly Roncken,et al.  The VLSI-programming language Tangram and its translation into handshake circuits , 1991, Proceedings of the European Conference on Design Automation..

[3]  Eckhard Grass,et al.  Globally Asynchronous, Locally Synchronous Circuits: Overview and Outlook , 2007, IEEE Design & Test of Computers.

[4]  Laurent Fesquet,et al.  Programmable/Stoppable Oscillator Based on Self-Timed Rings , 2009, 2009 15th IEEE Symposium on Asynchronous Circuits and Systems.

[5]  Ad M. G. Peeters,et al.  An asynchronous low-power 80C51 microcontroller , 1998, Proceedings Fourth International Symposium on Advanced Research in Asynchronous Circuits and Systems.

[6]  Edith Beigné,et al.  Design of on-chip and off-chip interfaces for a GALS NoC architecture , 2006, 12th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC'06).

[7]  D. J. Kinniment,et al.  Synchronisation and arbitration circuits in digital systems , 1976 .

[8]  D. J. Kinniment.  Synchronization and Arbitration in Digital Systems , 2008 .

[9]  Mark R. Greenstreet,et al.  Automatic Verification of Asynchronous Circuits , 1995, IEEE Des. Test Comput..

[10]  Laurent Fesquet,et al.  Dynamic Voltage Scheduling for Real Time Asynchronous Systems , 2002, PATMOS.

[11]  Andrew Lines.  Nexus: an asynchronous crossbar interconnect for synchronous system-on-chip designs , 2003, 11th Symposium on High Performance Interconnects, 2003. Proceedings..

[12]  Marc Renaudin,et al.  Asynchronous Linear Pipelines: An efficient-optimal pipelining algorithm , 2008, 2008 15th IEEE International Conference on Electronics, Circuits and Systems.

[13]  Peter A. Beerel,et al.  An Asynchronous Low-Power High-Performance Sequential Decoder Implemented With QDI Templates , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[14]  Gilles Sicard,et al.  Improving DPA Resistance of Quasi Delay Insensitive Circuits Using Randomly Time-shifted Acknowledgment Signals , 2005, VLSI-SoC.

[15]  Jens Sparsø,et al.  Principles of Asynchronous Circuit Design , 2001 .

[16]  Masanori Hariyama,et al.  A low-power FPGA based on autonomous fine-grain power-gating , 2009, ASP-DAC 2009.