A 130-$\mu$ W, 64-Channel Neural Spike-Sorting DSP Chip

Spike sorting is an important processing step in various neuroscientific and clinical studies. Energy-efficient spike-sorting ASICs are necessary to allow real-time processing of multi-channel, wireless neural recordings. Spike-sorting ASICs have to meet stringent power-density constraints and must provide significant data-rate reduction for wireless transmission. Most existing designs either provide only spike detection for multi-channel processing, or they provide detection and feature extraction only for a single channel. In this paper, we demonstrate the design of a spike-sorting DSP chip that can perform detection, alignment, and feature extraction simultaneously for 64 channels. Spike-sorting algorithms chosen based on a complexity-performance analysis were implemented on ASIC using a MATLAB/Simulink-based architecture design framework. Energy-delay tradeoffs of the design were analyzed to identify the optimal degree of interleaving. The chip was implemented with a modular architecture, and can be configured to process 16, 32, 48, or 64 channels. Inactive cores are power-gated when the chip is operated to process a reduced number of channels. The chip, implemented in a 90-nm CMOS process, has a power dissipation of 130 μW (power density of 30 μW/mm2) when processing all 64 channels and provides a data-rate reduction of 91.25% (11.71 Mb/s to 1.02 Mb/s).

[1]  Los Angeles,et al.  DSP Architecture Optimization in MATLAB/Simulink Environment , 2008 .

[2]  Liang-Gee Chen,et al.  128-channel spike sorting processor with a parallel-folding structure in 90nm process , 2009, 2009 IEEE International Symposium on Circuits and Systems.

[3]  M. Abeles,et al.  Multispike train analysis , 1977, Proceedings of the IEEE.

[4]  Dejan Markovic,et al.  Comparison of spike-sorting algorithms for future hardware implementation , 2008, 2008 30th Annual International Conference of the IEEE Engineering in Medicine and Biology Society.

[5]  John Wawrzynek,et al.  BEE2: a high-end reconfigurable computing system , 2005, IEEE Design & Test of Computers.

[6]  Dejan Markovic,et al.  Power and Area Minimization for Multidimensional Signal Processing , 2007, IEEE Journal of Solid-State Circuits.

[7]  R.A. Normann,et al.  Microfabricated electrode arrays for restoring lost sensory and motor functions , 2003, TRANSDUCERS '03. 12th International Conference on Solid-State Sensors, Actuators and Microsystems. Digest of Technical Papers (Cat. No.03TH8664).

[8]  Byron M. Yu,et al.  A high-performance brain–computer interface , 2006, Nature.

[9]  A. Zviagintsev,et al.  Low-Power Architectures for Spike Sorting , 2005, Conference Proceedings. 2nd International IEEE EMBS Conference on Neural Engineering, 2005..

[10]  Chia-Hsiang Yang,et al.  DSP architecture optimization in Matlab/Simulink environment , 2008, 2008 IEEE Symposium on VLSI Circuits.

[11]  R. Quian Quiroga,et al.  Unsupervised Spike Detection and Sorting with Wavelets and Superparamagnetic Clustering , 2004, Neural Computation.

[12]  Dejan Markovic,et al.  Technology-Aware Algorithm Design for Neural Spike Detection, Feature Extraction, and Dimensionality Reduction , 2010, IEEE Transactions on Neural Systems and Rehabilitation Engineering.

[13]  S. Mukhopadhyay,et al.  A new interpretation of nonlinear energy operator and its efficacy in spike detection , 1998, IEEE Transactions on Biomedical Engineering.

[14]  Patrick D Wolf,et al.  A single-chip signal processing and telemetry engine for an implantable 96-channel neural data acquisition system , 2007, Journal of neural engineering.

[15]  Moo Sung Chae,et al.  A 128-Channel 6mW Wireless Neural Recording IC with On-the-Fly Spike Sorting and UWB Tansmitter , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[16]  R. Chandra,et al.  Detection, classification, and superposition resolution of action potentials in multiunit single-channel recordings by an on-line real-time neural network , 1997, IEEE Transactions on Biomedical Engineering.

[17]  T. Seese,et al.  Characterization of tissue morphology, angiogenesis, and temperature in the adaptive response of muscle tissue to chronic heating. , 1998, Laboratory investigation; a journal of technical methods and pathology.

[18]  R. Olsson,et al.  A three-dimensional neural recording microsystem with implantable data compression circuitry , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[19]  Takashi Ishikawa,et al.  Automated low-power technique exploiting multiple supply voltages applied to a media processor , 1997, Proceedings of CICC 97 - Custom Integrated Circuits Conference.

[20]  Anantha P. Chandrakasan,et al.  Low Power Digital CMOS Design , 1995 .

[21]  M S Lewicki,et al.  A review of methods for spike sorting: the detection and classification of neural action potentials. , 1998, Network.