A high-speed FFT processor for OFDM systems

This paper proposes a high-speed FFT processor for orthogonal frequency-division multiplexing (OFDM) systems. The proposed architecture uses a single-memory for a small hardware size and uses a radix-4 algorithm for high speed. Its memory is partitioned into four banks for high-speed computation. It uses an in-place memory strategy that stores butterfly outputs in the same memory location used by butterfly inputs. The architecture has been modeled by VHDL and logic synthesis has been performed using the Samsung/sup /spl trade// 0.5/spl mu/m SOG cell library (KG80). The implemented FFT processor consists of 98,326 gates excluding RAM. The processor can operate at 42MHz and calculate a 256-point complex FFT in 6/spl mu/s.

[1]  Lewis Johnson,et al.  Conflict free memory addressing for dedicated FFT hardware , 1992 .

[2]  Hannu Tenhunen,et al.  A pipelined shared-memory architecture for FFT processors , 1999, 42nd Midwest Symposium on Circuits and Systems (Cat. No.99CH36356).

[3]  Yong Soo Cho,et al.  An OFDM Transmission Scheme Using Cyclic Suffix , 2001 .

[4]  Shousheng He,et al.  Design and implementation of a 1024-point pipeline FFT processor , 1998, Proceedings of the IEEE 1998 Custom Integrated Circuits Conference (Cat. No.98CH36143).

[5]  M. K. Rudberg,et al.  Design and implementation of an FFT processor for VDSL , 1998, IEEE. APCCAS 1998. 1998 IEEE Asia-Pacific Conference on Circuits and Systems. Microelectronics and Integrating Systems. Proceedings (Cat. No.98EX242).

[6]  Jun Rim Choi,et al.  A 2048 complex point FFT architecture for digital audio broadcasting system , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).

[7]  D. J. Skellern,et al.  VLSI for OFDM , 1998 .

[8]  Chin-Liang Wang,et al.  A novel DHT-based FFT/IFFT processor for ADSL transceivers , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[9]  E. L. Zapata,et al.  Area-efficient architecture for Fast Fourier transform , 1999 .

[10]  Chien-Ming Wu,et al.  Design of an efficient FFT processor for DAB system , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[11]  Bevan M. Baas,et al.  A low-power, high-performance, 1024-point FFT processor , 1999, IEEE J. Solid State Circuits.