Power-aware buddy system and task group scheduler
暂无分享,去创建一个
[1] M. J. Irwin,et al. Scheduler-based DRAM energy management , 2002, Proceedings 2002 Design Automation Conference (IEEE Cat. No.02CH37324).
[2] Xiaorui Wang,et al. Power Management for Main Memory with Access Latency Control , 2009 .
[3] David W. Nellans,et al. Micro-pages: increasing DRAM efficiency with locality-aware data placement , 2010, ASPLOS XV.
[4] Niladrish Chatterjee,et al. Micro-pages: increasing DRAM efficiency with locality-aware data placement , 2010, ASPLOS 2010.
[5] Janani Mukundan. EASE : Energy-Aware Self-Optimizing DRAM Scheduling , 2011 .
[6] Zhao Zhang,et al. Mini-rank: Adaptive DRAM architecture for improving memory power efficiency , 2008, 2008 41st IEEE/ACM International Symposium on Microarchitecture.
[7] Carla Schlatter Ellis,et al. Power aware page allocation , 2000, SIGP.
[8] Luiz André Barroso,et al. The Datacenter as a Computer: An Introduction to the Design of Warehouse-Scale Machines , 2009, The Datacenter as a Computer: An Introduction to the Design of Warehouse-Scale Machines.
[9] M. Kandemir,et al. Automatic data migration for reducing energy consumption in multi-bank memory systems , 2002, Proceedings 2002 Design Automation Conference (IEEE Cat. No.02CH37324).
[10] Kees G. W. Goossens,et al. A Predictor-Based Power-Saving Policy for DRAM Memories , 2012, 2012 15th Euromicro Conference on Digital System Design.