Evolvable systems in silicon are third generation hardware in terms of flexibility. The first generation was fixed silicon: once a device was fabricated its structure was forever fixed. Reconfigurable hardware came as a second generation: new configurations could be downloaded changing the function of the device and also bypassing faulty areas, if any. The third generation is that of self-configurable, evolvable hardware (EHW), and adds the automatic reconfiguration feature, enabling truly adaptive hardware. This paper addresses current efforts in building and using evolvable chips. The first section refers to evolutionary algorithms for evolvable hardware. The second section describes the JPL evolvable hardware testbed and the JPL Field Programmable Transistor Array (FPTA) chip designed and used for circuit evolution in silicon. The third section addresses the application of evolvable hardware for signal separation and noise cancellation. The final section concludes the work.
[1]
Vu Duong,et al.
Evolving circuits in seconds: experiments with a stand-alone board-level evolvable system
,
2002,
Proceedings 2002 NASA/DoD Conference on Evolvable Hardware.
[2]
Adrian Stoica,et al.
Reconfigurable VLSI architectures for evolvable hardware: from experimental field programmable transistor arrays to evolution-oriented chips
,
2001,
IEEE Trans. Very Large Scale Integr. Syst..
[3]
Adrian Stoica,et al.
An Evolvable Hardware Platform Based on DSP and FPTA
,
2002,
GECCO Late Breaking Papers.
[4]
Ricardo Salem Zebulum,et al.
Evolutionary Electronics
,
2001
.