SRMC: A Multibit Memristor Crossbar for Self-Renewing Image Mask

A recent surge of research on deep convolutional neural network (DCNN) has given a challenge on existing computation architecture which has the flows in speed and memory bottleneck. In the pretreatment of deep learning, mask operation is frequently used to remove noise or fetch information. However, under data-intensive conditions, applying mask frequently can put an extremely heavy memory/communication burden on computing system. An efficient substrate of DCNN for ameliorating mask operation is urgently needed. In this paper, we present a self-renewing mask circuit (SRMC) to alleviate/solve earlier problems. First, a new approach to apply mask is presented based on computation-in-memory architecture that implements high-performance processor and high-density memory in the same physical location. Second, we designed the peripheral circuit which can provide self-renewing function to further avoid the data exchange with an external space. As opposed to most other computational element, which calculates two 1-bit data, the proposed SRMC storage multibit value and calculate several of them parallel. The calculating ability of SRMC is significantly superior to those of computational element in general architectures. Moreover, mean filter and edge detector are implemented to illustrate the effectiveness and scalability of the proposed circuit. Finally, we discussed two possible methods to enhance the practicability of our scheme.

[1]  Y. Pershin,et al.  Spin Memristive Systems: Spin Memory Effects in Semiconductor Spintronics , 2008, 0806.2151.

[2]  Martin Margala,et al.  A Processor-In-Memory Architecture for Multimedia Compression , 2007, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[3]  Huamin Wang,et al.  Exponential Stability of Complex-Valued Memristive Recurrent Neural Networks , 2017, IEEE Transactions on Neural Networks and Learning Systems.

[4]  Huamin Wang,et al.  Impulsive Effects and Stability Analysis on Memristive Neural Networks With Variable Delays , 2017, IEEE Transactions on Neural Networks and Learning Systems.

[5]  Massimiliano Di Ventra,et al.  Practical Approach to Programmable Analog Circuits With Memristors , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.

[6]  Dongrui Fan,et al.  An Evolutionary Technique for Performance-Energy-Temperature Optimized Scheduling of Parallel Tasks on Multi-Core Processors , 2016, IEEE Transactions on Parallel and Distributed Systems.

[7]  Farnood Merrikh-Bayat,et al.  Memristor Crossbar-Based Hardware Implementation of the IDS Method , 2010, IEEE Transactions on Fuzzy Systems.

[8]  Shukai Duan,et al.  A Chaotic Attractor in Delayed Memristive System , 2012 .

[9]  Ran Ginosar,et al.  GP-SIMD Processing-in-Memory , 2015, ACM Trans. Archit. Code Optim..

[10]  Henk Corporaal,et al.  Memristor based computation-in-memory architecture for data-intensive applications , 2015, 2015 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[11]  Huamin Wang,et al.  Pavlov associative memory in a memristive neural network and its circuit implementation , 2016, Neurocomputing.

[12]  Shukai Duan,et al.  Memristor Model and its Application for Chaos Generation , 2012, Int. J. Bifurc. Chaos.

[13]  Chao Yang,et al.  Enabling and Scaling a Global Shallow-Water Atmospheric Model on Tianhe-2 , 2014, 2014 IEEE 28th International Parallel and Distributed Processing Symposium.

[14]  T. Jungwirth,et al.  Optical determination of the Néel vector in a CuMnAs thin-film antiferromagnet , 2016, Nature Photonics.

[15]  Daniele Ielmini,et al.  Resistive switching memories based on metal oxides: mechanisms, reliability and scaling , 2016 .

[16]  David B. Dunson,et al.  Deep Learning with Hierarchical Convolutional Factor Analysis , 2013, IEEE Transactions on Pattern Analysis and Machine Intelligence.

[17]  Michael L. Lightstone,et al.  A new efficient approach for the removal of impulse noise from highly corrupted images , 1996, IEEE Trans. Image Process..

[18]  Yuan Taur,et al.  CMOS design near the limit of scaling , 2002 .

[19]  Anne Siemon,et al.  A Complementary Resistive Switch-Based Crossbar Array Adder , 2015, IEEE Journal on Emerging and Selected Topics in Circuits and Systems.

[20]  Jiwen Lu,et al.  PCANet: A Simple Deep Learning Baseline for Image Classification? , 2014, IEEE Transactions on Image Processing.

[21]  Shukai Duan,et al.  Memristor-Based Cellular Nonlinear/Neural Network: Design, Analysis, and Applications , 2015, IEEE Transactions on Neural Networks and Learning Systems.

[22]  Tingwen Huang,et al.  A Spintronic Memristor-Based Neural Network With Radial Basis Function for Robotic Manipulator Control Implementation , 2016, IEEE Transactions on Systems, Man, and Cybernetics: Systems.

[23]  Narayan Srinivasa,et al.  A functional hybrid memristor crossbar-array/CMOS system for data storage and neuromorphic applications. , 2012, Nano letters.

[24]  Leon O. Chua,et al.  Neural Synaptic Weighting With a Pulse-Based Memristor Circuit , 2012, IEEE Transactions on Circuits and Systems I: Regular Papers.

[25]  Wei Yang Lu,et al.  Nanoscale memristor device as synapse in neuromorphic systems. , 2010, Nano letters.

[26]  L. Chua Memristor-The missing circuit element , 1971 .

[27]  Luca Benini,et al.  Logic-Base Interconnect Design for Near Memory Computing in the Smart Memory Cube , 2017, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[28]  Lidan Wang,et al.  A Memristor-Based Scroll Chaotic System - Design, Analysis and Circuit Implementation , 2014, Int. J. Bifurc. Chaos.

[29]  Xiaoou Tang,et al.  Image Super-Resolution Using Deep Convolutional Networks , 2014, IEEE Transactions on Pattern Analysis and Machine Intelligence.

[30]  Jung Ho Ahn,et al.  DRAMA: An Architecture for Accelerated Processing Near Memory , 2015, IEEE Computer Architecture Letters.

[31]  Uri C. Weiser,et al.  Memristor-Based Material Implication (IMPLY) Logic: Design Principles and Methodologies , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[32]  Gregory S. Snider,et al.  ‘Memristive’ switches enable ‘stateful’ logic operations via material implication , 2010, Nature.

[33]  Kaushik Roy,et al.  TapeCache: a high density, energy efficient cache based on domain wall memory , 2012, ISLPED '12.

[34]  Mohsen Imani,et al.  Ultra-efficient processing in-memory for data intensive applications , 2017, 2017 54th ACM/EDAC/IEEE Design Automation Conference (DAC).

[35]  Junhwan Choi,et al.  Zero-static-power nonvolatile logic-in-memory circuits for flexible electronics , 2017, Nano Research.

[36]  Tingwen Huang,et al.  Globally exponential stability of delayed impulsive functional differential systems with impulse time windows , 2016 .

[37]  Yiran Chen,et al.  Compact modeling and corner analysis of spintronic memristor , 2009, 2009 IEEE/ACM International Symposium on Nanoscale Architectures.

[38]  Shukai Duan,et al.  A Memristive Multilayer Cellular Neural Network With Applications to Image Processing , 2017, IEEE Transactions on Neural Networks and Learning Systems.

[39]  Stefanos Kaxiras,et al.  Architecture at the End of Moore , 2013 .

[40]  Farnood Merrikh-Bayat,et al.  Memristive fuzzy edge detector , 2011, Journal of Real-Time Image Processing.

[41]  Mika Laiho,et al.  Stateful implication logic with memristors , 2009, 2009 IEEE/ACM International Symposium on Nanoscale Architectures.

[42]  S. Menzel,et al.  Realization of Boolean Logic Functionality Using Redox‐Based Memristive Devices , 2015 .

[43]  Farnood Merrikh-Bayat,et al.  Using a memristor crossbar structure to implement a novel adaptive real-time fuzzy modeling algorithm , 2013, Fuzzy Sets Syst..

[44]  Yi Li,et al.  A hybrid memristor‐CMOS XOR gate for nonvolatile logic computation , 2016 .

[45]  Gordon Bell,et al.  What's next in high-performance computing? , 2002, CACM.

[46]  Farnood Merrikh-Bayat,et al.  Memristive Neuro-Fuzzy System , 2013, IEEE Transactions on Cybernetics.

[47]  Farinaz Koushanfar,et al.  LookNN: Neural network with no multiplication , 2017, Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017.

[48]  Jan M. Rabaey,et al.  Exploring Hyperdimensional Associative Memory , 2017, 2017 IEEE International Symposium on High Performance Computer Architecture (HPCA).

[49]  T. Mikolajick,et al.  Exploiting Memristive BiFeO3 Bilayer Structures for Compact Sequential Logics , 2014 .

[50]  Weisheng Zhao,et al.  Domain Wall Shift Register-Based Reconfigurable Logic , 2011, IEEE Transactions on Magnetics.

[51]  Karthikeyan Sankaralingam,et al.  Dark Silicon and the End of Multicore Scaling , 2012, IEEE Micro.

[52]  Chao Yang,et al.  Optimizing and Scaling HPCG on Tianhe-2: Early Experience , 2014, ICA3PP.

[53]  Said Hamdioui,et al.  On the Implementation of Computation-in-Memory Parallel Adder , 2017, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[54]  Qiao Chen,et al.  A Logic Circuit Design for Perfecting Memristor-Based Material Implication , 2017, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[55]  Shukai Duan,et al.  Multilayer RTD-memristor-based cellular neural networks for color image processing , 2015, Neurocomputing.

[56]  Andrew S. Cassidy,et al.  Convolutional networks for fast, energy-efficient neuromorphic computing , 2016, Proceedings of the National Academy of Sciences.

[57]  Eby G. Friedman,et al.  VTEAM – A General Model for Voltage Controlled Memristors , 2014 .

[58]  Chuandong Li,et al.  Memristor-based RRAM with applications , 2012, Science China Information Sciences.

[59]  Bingbing Ni,et al.  HCP: A Flexible CNN Framework for Multi-Label Image Classification , 2014, IEEE Transactions on Pattern Analysis and Machine Intelligence.

[60]  Wei Wu,et al.  A hybrid nanomemristor/transistor logic circuit capable of self-programming , 2009, Proceedings of the National Academy of Sciences.