Drive current enhancement in p-type metal–oxide–semiconductor field-effect transistors under shear uniaxial stress
暂无分享,去创建一个
Tahir Ghani | Kaizad Mistry | Lucian Shifren | Philippe Matagne | S. Cea | Borna Obradovic | C. Auth | Martin D. Giles | Roza Kotlyar | M. Stettler | C. Weber | R. Shaheed | Ramune Nagisetty | Xiaofei Wang | Jun He | T. Hoffman | Z. Ma
[1] H. Nayfeh,et al. Strained silicon MOSFET technology , 2002, Digest. International Electron Devices Meeting,.
[2] P. Bai,et al. A 90 nm logic technology featuring 50 nm strained silicon channel transistors, 7 layers of Cu interconnects, low k ILD, and 1 /spl mu/m/sup 2/ SRAM cell , 2002, Digest. International Electron Devices Meeting,.
[3] D. Vasileska,et al. Transport in the surface channel of strained Si on a relaxed Si1−xGex substrate , 1997 .
[4] Vogl,et al. Electronic-band parameters in strained Si1-xGex alloys on Si1-yGey substrates. , 1993, Physical review. B, Condensed matter.
[5] K. Rim,et al. Fabrication and analysis of deep submicron strained-Si n-MOSFET's , 2000 .
[6] A. Duncan,et al. Full-band Monte Carlo investigation of hot carrier trends in the scaling of metal-oxide-semiconductor field-effect transistors , 1998 .
[7] M. Fischetti,et al. On the enhanced electron mobility in strained-silicon inversion layers , 2002 .
[8] M. Bohr,et al. A logic nanotechnology featuring strained-silicon , 2004, IEEE Electron Device Letters.
[9] Nobuyuki Sugii,et al. Performance enhancement of strained-Si MOSFETs fabricated on a chemical-mechanical-polished SiGe substrate , 2002 .