ECOS: Stable Matching Based Metal-Only ECO Synthesis

To ease the time-to-market pressure and save the photomask cost, metal-only ECO realizes the last-minute design changes by revising the photomasks of metal layers only. This task is challenging because the pre-injected spare cells are limited in number and in cell types. Metal-only ECO has to implement these functional and/or timing changes using available spare cells. In this paper, we propose a stable matching based metal-only ECO synthesizer, named ECOS, that can implement the incremental design changes correctly without sacrificing timing and routability. The experiments are conducted on nine industrial testcases. These testcases reflect the real difficulties faced by designers and our results show that ECOS is promising for all of them.

[1]  Kwang-Ting Cheng,et al.  Electronic Design Automation: Synthesis, Verification, and Test , 2009 .

[2]  Steve Golson,et al.  The Human ECO Compiler , 2004 .

[3]  Chih-Wei Chang,et al.  A Metal-Only-ECO Solver for Input-Slew and Output-Loading Violations , 2010, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[4]  Yao-Wen Chang,et al.  ECO Timing Optimization Using Spare Cells and Technology Remapping , 2010, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[5]  Artur Balasinski.  Optimization of sub-100-nm designs for mask cost reduction , 2004 .

[6]  Malgorzata Marek-Sadowska,et al.  ECO-Map: Technology remapping for post-mask ECO using simulated annealing , 2008, 2008 IEEE International Conference on Computer Design.

[7]  Iris Hui-Ru Jiang,et al.  Matching-based minimum-cost spare cell selection for design changes , 2009, 2009 46th ACM/IEEE Design Automation Conference.

[8]  Yao-Wen Chang,et al.  Routability-driven analytical placement by net overlapping removal for large-scale mixed-size designs , 2008, 2008 45th ACM/IEEE Design Automation Conference.

[9]  裕幸 飯田,et al.  International Technology Roadmap for Semiconductors 2003の要求清浄度について － シリコンウエハ表面と雰囲気環境に要求される清浄度, 分析方法の現状について － , 2004 .

[10]  Yanheng Zhang,et al.  CROP: Fast and effective congestion refinement of placement , 2009, 2009 IEEE/ACM International Conference on Computer-Aided Design - Digest of Technical Papers.

[11]  L. S. Shapley,et al.  College Admissions and the Stability of Marriage , 2013, Am. Math. Mon..

[12]  Yao-Wen Chang,et al.  Spare-cell-aware multilevel analytical placement , 2009, 2009 46th ACM/IEEE Design Automation Conference.

[13]  Yih-Lang Li,et al.  An Efficient Tile-Based ECO Router Using Routing Graph Reduction and Enhanced Global Routing Flow , 2007, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[14]  Igor L. Markov,et al.  Reap what you sow: spare cells for post-silicon metal fix , 2008, ISPD '08.

[15]  Randal E. Bryant,et al.  Symbolic Boolean manipulation with ordered binary-decision diagrams , 1992, CSUR.

[16]  Ruchir Puri,et al.  DeltaSyn: An efficient logic difference optimizer for ECO synthesis , 2009, 2009 IEEE/ACM International Conference on Computer-Aided Design - Digest of Technical Papers.

[17]  Peter Spindler,et al.  Fast and Accurate Routing Demand Estimation for Efficient Routability-driven Placement , 2007, 2007 Design, Automation & Test in Europe Conference & Exhibition.

[18]  Jie-Hong Roland Jiang,et al.  TRECO: Dynamic technology remapping for timing Engineering Change Orders , 2010, 2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC).

[19]  Shih-Chieh Chang,et al.  Spare Cells With Constant Insertion for Engineering Change , 2009, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[20]  Iris Hui-Ru Jiang,et al.  Live Demo: ECOS 1.0: A metal-only ECO synthesizer , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.

[21]  Peter Spindler,et al.  Fast and accurate routing demand estimation for efficient routability-driven placement , 2007 .