Direct Measurement of Correlation Between SRAM Noise Margin and Individual Cell Transistor Variability by Using Device Matrix Array

Noise margin, characteristics of six individual cell transistors, and their variability in static random-access memory (SRAM) cells are directly measured using a special device-matrix-array test element group of 16-kb SRAM cells, and the correlation between the SRAM noise margin and the cell transistor variability is analyzed. It is found that each cell shows a very different supply voltage Vdd dependence of the static noise margin (SNM), and this scattered Vdd dependence of the SNM is not explained by the measured threshold voltage Vth variability alone, indicating that the circuit simulation taking only the Vth variability into account will not predict the SRAM stability precisely at low supply voltage.

[1]  C. Mead,et al.  Fundamental limitations in microelectronics—I. MOS technology , 1972 .

[2]  R. Keyes.  The effect of randomness in the distribution of impurity atoms on FET thresholds , 1975 .

[3]  M.J.M. Pelgrom,et al.  Matching properties of MOS transistors , 1989 .

[4]  H. Wong,et al.  Three-dimensional "atomistic" simulation of discrete random dopant distribution effects in sub-0.1 /spl mu/m MOSFET's , 1993, Proceedings of IEEE International Electron Devices Meeting.

[5]  A. Toriumi,et al.  Experimental study of threshold voltage fluctuation due to statistical variation of channel dopant number in MOSFET's , 1994 .

[6]  K. Takeuchi,et al.  Channel engineering for the reduction of random-dopant-placement-induced threshold voltage fluctuation , 1997, International Electron Devices Meeting. IEDM Technical Digest.

[7]  A. Asenov.  Random dopant induced threshold voltage lowering and fluctuations in sub-0.1 /spl mu/m MOSFET's: A 3-D "atomistic" simulation study , 1998 .

[8]  Makoto Takamiya,et al.  Separation of effects of statistical impurity number fluctuations and position distribution on Vth fluctuations in scaled MOSFETs , 2000 .

[9]  J. Meindl,et al.  The impact of intrinsic device fluctuations on CMOS SRAM cell stability , 2001, IEEE J. Solid State Circuits.

[10]  A. Asenov,et al.  Intrinsic parameter fluctuations in decananometer MOSFETs introduced by gate line edge roughness , 2003 .

[11]  Toshiro Hiramoto,et al.  Re-examination of Impact of Intrinsic Dopant Fluctuations on SRAM Static Noise Margin , 2004 .

[12]  Toshiro Hiramoto,et al.  Re-Examination of Impact of Intrinsic Dopant Fluctuations on Static RAM (SRAM) Static Noise Margin , 2005 .

[13]  S. Kosonocky,et al.  Fluctuation limits & scaling opportunities for CMOS SRAM cells , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..

[14]  M. Suzuki,et al.  Post-Fabrication self-convergence scheme for suppressing variability in SRAM cells and logic transistors , 2006, 2009 Symposium on VLSI Technology.

[15]  K.J. Kuhn,et al.  Reducing Variation in Advanced Logic Technologies: Approaches to Process and Design for Manufacturability of Nanoscale CMOS , 2007, 2007 IEEE International Electron Devices Meeting.

[16]  T. Fukai,et al.  Understanding Random Threshold Voltage Fluctuation by Comparing Multiple Fabs and Technologies , 2007, 2007 IEEE International Electron Devices Meeting.

[17]  Osamu Hirabayashi,et al.  Direct Cell-Stability Test Techniques for an SRAM Macro with Asymmetric Cell-Bias-Voltage Modulation , 2008, 2008 IEEE International Test Conference.

[18]  Xiaowei Deng,et al.  Characterization of bit transistors in a functional SRAM , 2008, 2008 IEEE Symposium on VLSI Circuits.

[19]  K. Takeuchi,et al.  Effects of drain bias on threshold voltage fluctuation and its impact on circuit characteristics , 2008, 2008 IEEE International Electron Devices Meeting.

[20]  Akio Nishida,et al.  Random Threshold Voltage Variability Induced by Gate-Edge Fluctuations in Nanoscale Metal–Oxide–Semiconductor Field-Effect Transistors , 2009 .

[21]  Akio Nishida,et al.  Consideration of Random Dopant Fluctuation Models for Accurate Prediction of Threshold Voltage Variation of Metal-Oxide-Semiconductor Field-Effect Transistors in 45 nm Technology and Beyond , 2009 .

[22]  Y. Nishi,et al.  Physical model of the impact of metal grain work function variability on emerging dual metal gate MOSFETs and its implication for SRAM reliability , 2009, 2009 IEEE International Electron Devices Meeting (IEDM).

[23]  Akio Nishida,et al.  Impact of Oxide Thickness Fluctuation and Local Gate Depletion on Threshold Voltage Variation in Metal–Oxide–Semiconductor Field-Effect Transistors , 2009 .

[24]  Shunsuke Okumura,et al.  A Dependable SRAM with 7T/14T Memory Cells , 2009, IEICE Trans. Electron..

[25]  Akio Nishida,et al.  Verification of Threshold Voltage Variation of Scaled Transistors with Ultralarge-Scale Device Matrix Array Test Element Group , 2009 .

[26]  Borivoje Nikolic,et al.  Large-Scale SRAM Variability Characterization in 45 nm CMOS , 2009, IEEE Journal of Solid-State Circuits.

[27]  T. Hiramoto,et al.  Analysis of NMOS and PMOS Difference in $V_{T}$ Variation With Large-Scale DMA-TEG , 2009, IEEE Transactions on Electron Devices.

[28]  Akio Nishida,et al.  Investigation of Threshold Voltage Variability at High Temperature Using Takeuchi Plot , 2010 .

[29]  Tohru Mogami,et al.  Origin of Larger Drain Current Variability in N-Type Field-Effect Transistors Analyzed by Variability Decomposition Method , 2010 .

[30]  S. Miyano,et al.  Direct measurements, analysis, and post-fabrication improvement of noise margins in SRAM cells utilizing DMA SRAM TEG , 2010, 2010 Symposium on VLSI Technology.

[31]  A Nishida,et al.  Effect of Channel Dopant Profile on Difference in Threshold Voltage Variability Between NFETs and PFETs , 2011, IEEE Transactions on Electron Devices.