A Soft Input Decoding Algorithm for Generalized Concatenated Codes

This paper proposes a soft input decoding algorithm and a decoder architecture for generalized concatenated (GC) codes. The GC codes are constructed from inner nested binary Bose-Chaudhuri-Hocquenghem (BCH) codes and outer Reed-Solomon codes. In order to enable soft input decoding for the inner BCH block codes, a sequential stack decoding algorithm is used. Ordinary stack decoding of binary block codes requires the complete trellis of the code. In this paper, a representation of the block codes based on the trellises of supercodes is proposed in order to reduce the memory requirements for the representation of the BCH codes. This enables an efficient hardware implementation. The results for the decoding performance of the overall GC code are presented. Furthermore, a hardware architecture of the GC decoder is proposed. The proposed decoder is well suited for applications that require very low residual error rates.

[1]  Tong Zhang,et al.  On the Use of Soft-Decision Error-Correction Codes in nand Flash Memory , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[2]  Jack K. Wolf,et al.  Efficient maximum likelihood decoding of linear block codes using a trellis , 1978, IEEE Trans. Inf. Theory.

[3]  Kenneth Rose,et al.  Design of on-chip error correction systems for multilevel NOR and NAND flash memories , 2007, IET Circuits Devices Syst..

[4]  Roberto Ravasio,et al.  Error Correction Codes for Non-Volatile Memories , 2008 .

[5]  Dan Feng,et al.  Optimal voltage signal sensing of NAND flash memmory for LDPC code , 2014, 2014 IEEE Workshop on Signal Processing Systems (SiPS).

[6]  Tong Zhang,et al.  Improving Multi-Level NAND Flash Memory Storage Reliability Using Concatenated BCH-TCM Coding , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[7]  Jaekyun Moon,et al.  RS-Enhanced TCM for Multilevel Flash Memories , 2013, IEEE Transactions on Communications.

[8]  Andre Neubauer.  Coding Theory: Algorithms, Architectures and Applications , 2011 .

[9]  Shu Lin,et al.  Soft-decision decoding of linear block codes based on ordered statistics , 1994, IEEE Trans. Inf. Theory.

[10]  James K. Cavers,et al.  Improved performance of Reed-Solomon decoding with the use of pilot signals for erasure generation , 1998, VTC '98. 48th IEEE Vehicular Technology Conference. Pathway to Global Wireless Revolution (Cat. No.98CH36151).

[11]  David Chase,et al.  Class of algorithms for decoding block codes with channel measurement information , 1972, IEEE Trans. Inf. Theory.

[12]  Frederic Sala,et al.  Coding for Unreliable Flash Memory Cells , 2014, IEEE Communications Letters.

[13]  Paul H. Siegel,et al.  Error characterization and coding schemes for flash memories , 2010, 2010 IEEE Globecom Workshops.

[14]  Chaitali Chakrabarti,et al.  Product Code Schemes for Error Correction in MLC NAND Flash Memories , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[15]  Jens Spinner,et al.  An efficient hardware implementation of sequential stack decoding of binary block codes , 2015, 2015 IEEE 5th International Conference on Consumer Electronics - Berlin (ICCE-Berlin).

[16]  J. Freudenberger,et al.  Concatenated code constructions for error correction in non-volatile memories , 2012, 2012 International Symposium on Signals, Systems, and Electronics (ISSSE).

[17]  Jens Spinner,et al.  Design and implementation of a pipelined decoder for generalized concatenated codes format , 2014, 2014 27th Symposium on Integrated Circuits and Systems Design (SBCCI).

[18]  Frank R. Kschischang,et al.  A Sequential Decoder for Linear Block Codes with a Variable Bias-Term Metric , 1998, IEEE Trans. Inf. Theory.

[19]  Lara Dolecek,et al.  Graded Bit-Error-Correcting Codes With Applications to Flash Memory , 2013, IEEE Transactions on Information Theory.

[20]  James L. Massey.  Variable-length codes and the Fano metric , 1972, IEEE Trans. Inf. Theory.

[21]  Jens Spinner,et al.  A Configurable Bose-Chaudhuri-Hocquenghem codec Architecture for Flash controller Applications , 2014, J. Circuits Syst. Comput..

[22]  B. Dorsch,et al.  A decoding algorithm for binary block codes and J -ary output channels (Corresp.) , 1974, IEEE Trans. Inf. Theory.

[23]  Jürgen Freudenberger.  Bounded distance decoding and decision feedback , 2004 .

[24]  Patrick G. Farrell,et al.  On Hybrid Stack Decoding Algorithms for Block Codes , 1998, IEEE Trans. Inf. Theory.

[25]  Steven W. McLaughlin,et al.  Iterative application of the Chase algorithm on Reed-Solomon product codes , 2001, ICC 2001. IEEE International Conference on Communications. Conference Record (Cat. No.01CH37240).

[26]  Keshab K. Parhi,et al.  High-speed architectures for parallel long BCH encoders , 2005, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[27]  Nanning Zheng,et al.  LDPC-in-SSD: making advanced error correction codes work effectively in solid state drives , 2013, FAST.

[28]  A. Fahrner,et al.  Low-complexity GEL codes for digital magnetic storage systems , 2004, IEEE Transactions on Magnetics.

[29]  Christine A. Kelley,et al.  Structured Bit-Interleaved LDPC Codes for MLC Flash Memory , 2014, IEEE Journal on Selected Areas in Communications.

[30]  Marcel Ambroze,et al.  Extending the Dorsch decoder towards achieving maximum-likelihood decoding for linear codes , 2007, IET Commun..

[31]  Jens Spinner,et al.  Decoder architecture for generalised concatenated codes , 2015, IET Circuits Devices Syst..

[32]  Jinho Choi,et al.  Block-Wise Concatenated BCH Codes for NAND Flash Memories , 2014, IEEE Transactions on Communications.

[33]  Ricardo P. Jasinski,et al.  Achieving near-MLD performance with soft information-set decoders implemented in FPGAs , 2010, 2010 IEEE Asia Pacific Conference on Circuits and Systems.

[34]  Richard D. Wesel,et al.  Enhanced Precision Through Multiple Reads for LDPC Decoding in Flash Memories , 2013, IEEE Journal on Selected Areas in Communications.

[35]  Martin Bossert,et al.  An Introduction to Generalized Concatenated Codes , 1999, Eur. Trans. Telecommun..

[36]  Jeongseok Ha,et al.  Quasi-primitive block-wise concatenated BCH codes for NAND flash memories , 2014, 2014 IEEE Information Theory Workshop (ITW 2014).

[37]  Wei Lin,et al.  A low power and ultra high reliability LDPC error correction engine with Digital Signal Processing for embedded NAND Flash Controller in 40nm COMS , 2014, 2014 Symposium on VLSI Circuits Digest of Technical Papers.

[38]  Paul H. Siegel,et al.  Characterization and error-correcting codes for TLC flash memories , 2012, 2012 International Conference on Computing, Networking and Communications (ICNC).

[39]  Martin Bossert,et al.  Channel Coding for Telecommunications , 1999 .

[40]  Jens Spinner,et al.  Generalized concatenated codes for correcting two-dimensional clusters of errors and independent errors , 2014, 2014 IEEE 11th International Multi-Conference on Systems, Signals & Devices (SSD14).