Latchup performance of retrograde and conventional n-well CMOS technologies

The static and transient latchup performance of conventional and retrograde n-well CMOS technologies is compared. The retrograde n-well structures are shown to have superior latchup immunity, due primarily to the reduced n-well sheet resistance and the greater tolerance to thin p on p+epitaxial material.

[1]  M. Koyanagi,et al.  Vertical isolation in shallow n-well CMOS circuits , 1987, IEEE Electron Device Letters.

[2]  R.D. Rung.  Trench isolation prospects for application in CMOS VLSI , 1984, 1984 International Electron Devices Meeting.

[3]  D.S. Zicherman,et al.  A highly latchup-immune 1-µm CMOS technology fabricated with 1-MeV ion implantation and self-aligned TiSi2 , 1986, IEEE Transactions on Electron Devices.

[4]  Alan G. Lewis,et al.  Scaling CMOS Technologies with Constant Latch-Up Immunity , 1986, 1986 Symposium on VLSI Technology. Digest of Technical Papers.

[5]  R.A. Martin,et al.  A new process for one micron and finer CMOS , 1985, 1985 International Electron Devices Meeting.

[6]  A. Ochoa,et al.  An Analysis of the Modes of Operation of Parasitic SCRs , 1981, IEEE Transactions on Nuclear Science.

[7]  J. Harter,et al.  Surface induced latchup in VLSI CMOS circuits , 1984, IEEE Transactions on Electron Devices.

[8]  Y. Taur,et al.  A highly latchup-immune 1 µm CMOS technology fabricated with 1 MeV ion implantation and self-aligned TiSi2 , 1985, 1985 International Electron Devices Meeting.

[9]  J. Harter,et al.  Design model for bulk CMOS scaling enabling accurate latchup prediction , 1983, IEEE Transactions on Electron Devices.

[10]  A.G. Lewis.  Latchup suppression in fine-dimension shallow p-well CMOS circuits , 1984, IEEE Transactions on Electron Devices.

[11]  G.J. Hu,et al.  A CMOS Structure with high latchup holding voltage , 1984, IEEE Electron Device Letters.