Device variability has become a major concern for CMOS technology [1]. Various sources of variability include Random Dopant Fluctuation (RDF), Gate Edge Roughness (GER) and Line Edge Roughness (LER) [2]. The introduction of FinFETs at 22nm node has two issues. Firstly, the effect of RDF is considerably reduced due to undoped fins [3]. But the aggressive fin width (Wfin) requirement (~Lg/3 [4]) to reduce short channel effect aggravates the electrical impact of LER and makes it greatest contributor to patterning induced variability [2]. Moreover, the edge roughness does not scale with technology and remains independent of the type of lithography used [5]. Secondly, multiple threshold voltage (VT) is achieved in planar technology by various patterned implant steps, which is unavailable for FinFET technology as the fin is undoped. Multiple VT transistor technology is essential for power vs. performance optimization by circuit designers [6]. In this work, we propose an alternative to conventional FinFET structure which can (a) reduce overall variability by 4× reduction in sensitivity to LER and (b) enable multiple VT by applying body bias dynamically without any costly patterned implant steps.
[1]
Ying Zhang,et al.
Extension and source/drain design for high-performance FinFET devices
,
2003
.
[2]
E.. Baravelli,et al.
Impact of Line-Edge Roughness on FinFET Matching Performance
,
2007,
IEEE Transactions on Electron Devices.
[3]
Jeffrey Bokor,et al.
Dynamic threshold-voltage MOSFET (DTMOS) for ultra-low voltage VLSI
,
1997
.
[4]
A. Asenov,et al.
Intrinsic parameter fluctuations in decananometer MOSFETs introduced by gate line edge roughness
,
2003
.
[5]
Volkan Kursun,et al.
Multi-Threshold Voltage FinFET Sequential Circuits
,
2011,
IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[6]
A. Asenov,et al.
Statistical Threshold-Voltage Variability in Scaled Decananometer Bulk HKMG MOSFETs: A Full-Scale 3-D Simulation Scaling Study
,
2011,
IEEE Transactions on Electron Devices.