A 4-40 Gb/s PAM-4 transmitter with a hybrid driver in 65 nm CMOS technology
暂无分享,去创建一个
Ziqiang Wang | Hanjun Jiang | Zhihua Wang | Chun Zhang | Xin Lin | Dengjie Wang | Fangxu Lv | Wenhuan Luan | Hong Chen
[1] Matteo Bassi,et al. 3.6 A 45Gb/s PAM-4 transmitter delivering 1.3Vppd output swing with 1V supply in 28nm CMOS FDSOI , 2016, 2016 IEEE International Solid-State Circuits Conference (ISSCC).
[2] Enrico Monaco,et al. 6.4 A 64Gb/s PAM-4 transmitter with 4-Tap FFE and 2.26pJ/b energy efficiency in 28nm CMOS FDSOI , 2017, 2017 IEEE International Solid-State Circuits Conference (ISSCC).
[3] Jri Lee,et al. Design of 56 Gb/s NRZ and PAM4 SerDes Transceivers in CMOS Technologies , 2015, IEEE Journal of Solid-State Circuits.
[4] Zhihua Wang,et al. A 4–40 Gb/s PAM4 transmitter with output linearity optimization in 65 nm CMOS , 2017, 2017 IEEE Custom Integrated Circuits Conference (CICC).
[5] Samuel Palermo,et al. A Reconfigurable 16/32 Gb/s Dual-Mode NRZ/PAM4 SerDes in 65-nm CMOS , 2017, IEEE Journal of Solid-State Circuits.