Compact modeling for the changing transistor

Compact model is not only a tool for IC design but also the unique bridge between IC manufacturing and design. It needs not only a mathematical model of a prototype transistor but also accurate models of many real device effects of the modern transistor. Compact model can address not only circuit performance but also reliability. BSIM and BERT are used as examples.

[1]  T.Y. Chan,et al.  The impact of gate-induced drain leakage current on MOSFET scaling , 1987, 1987 International Electron Devices Meeting.

[2]  P. Flatresse,et al.  A predictive bottom-up hierarchical approach to digital system reliability , 2012, 2012 IEEE International Reliability Physics Symposium (IRPS).

[3]  Ping-Keung Ko,et al.  A deep-submicrometer MOSFET model for analog/digital circuit simulations , 1988, Technical Digest., International Electron Devices Meeting.

[4]  Chenming Hu,et al.  A compact IGFET charge model , 1984 .

[5]  C. Hu,et al.  A unified model for the flicker noise in metal-oxide-semiconductor field-effect transistors , 1990 .

[6]  Chenming Hu.  AC effects in IC reliability , 1996 .

[7]  Chenming Hu,et al.  Unified FinFET compact model: Modelling Trapezoidal Triple-Gate FinFETs , 2013, 2013 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD).