Hardware Fault Tolerance implemented in software at the compiler level with special emphasis on array-variable protection

Advanced and sophisticated microprocessor-based systems are often applied in safety or mission critical subsystems. The problem of designing radiation-tolerant devices becomes very important, especially in places such as accelerators and synchrotrons, where the results of the experiments depend on the reliability of control mechanisms. In this paper, we propose a new technique for safe and reliable computing in the presence of radiation-induced errors. In our solution, Software Implemented Hardware Fault Tolerance (SIHFT) algorithms are implemented automatically during the compilation process. This approach makes it possible to use standard optimization algorithms during the compilation. In addition, a responsibility for implementing fault tolerance is transferred to the compiler and it is transparent to the programmers. Special emphasis has been placed on the array protection algorithm.

[1]  R. Baumann Soft errors in advanced semiconductor devices-part I: the three radiation sources , 2001 .

[2]  C. Robert Morgan,et al.  Building an Optimizing Compiler , 1998 .

[3]  Massimo Violante,et al.  Soft-error detection using control flow assertions , 2003, Proceedings 18th IEEE Symposium on Defect and Fault Tolerance in VLSI Systems.

[4]  J. F. Ziegler,et al.  Terrestrial cosmic ray intensities , 1998, IBM J. Res. Dev..

[5]  R.C. Baumann,et al.  Radiation-induced soft errors in advanced semiconductor technologies , 2005, IEEE Transactions on Device and Materials Reliability.

[6]  Dariusz Makowski,et al.  The impact of radiation on electronic devices with the special consideration of neutron and gamma radiation monitoring , 2007 .

[7]  A. Piotrowski,et al.  Radtest - Testing Board for the Software Implemented Hardware Fault Tolerance Research , 2007, 2007 14th International Conference on Mixed Design of Integrated Circuits and Systems.

[8]  M. Violante,et al.  Improved software-based processor control-flow errors detection technique , 2005, Annual Reliability and Maintainability Symposium, 2005. Proceedings..

[9]  N. Hengartner,et al.  Predicting the number of fatal soft errors in Los Alamos national laboratory's ASC Q supercomputer , 2005, IEEE Transactions on Device and Materials Reliability.

[10]  Massimo Violante,et al.  Software-Implemented Hardware Fault Tolerance , 2010 .

[11]  Ricardo P. Jasinski,et al.  Fault-Tolerance Techniques for SRAM-Based FPGAs , 2007, Comput. J..

[12]  Alfred V. Aho,et al.  Compilers: Principles, Techniques, and Tools (2nd Edition) , 2006 .

[13]  Massimo Violante,et al.  A New Approach to Software-Implemented Fault Tolerance , 2004, J. Electron. Test..

[14]  Laura L. Pullum,et al.  Software Fault Tolerance Techniques and Implementation , 2001 .