Symbolic performance analysis of elastic systems
暂无分享,去创建一个
[1] Mario R. Casu,et al. Adaptive Latency Insensitive Protocols and Elastic Circuits with Early Evaluation: A Comparative Analysis , 2009, Electron. Notes Theor. Comput. Sci..
[2] Tadao Murata,et al. Petri nets: Properties, analysis and applications , 1989, Proc. IEEE.
[3] Jeremy Gunawardena. Timing Analysis of Digital Circuits and the Theory of Min-Max Functions , 2001 .
[4] Kwang-Ting Cheng,et al. Fast statistical timing analysis by probabilistic event propagation , 2001, DAC '01.
[5] Jordi Cortadella,et al. Synthesis of synchronous elastic architectures , 2006, 2006 43rd ACM/IEEE Design Automation Conference.
[6] Enrico Giunchiglia,et al. SAT-Based Procedures for Temporal Reasoning , 1999, ECP.
[7] Pradip Bose,et al. Synchronous interlocked pipelines , 2002, Proceedings Eighth International Symposium on Asynchronous Circuits and Systems.
[8] David Blaauw,et al. Computation and refinement of statistical bounds on circuit delay , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).
[9] Jordi Cortadella,et al. Synchronous Elastic Circuits with Early Evaluation and Token Counterflow , 2007, 2007 44th ACM/IEEE Design Automation Conference.
[10] Javier Esparza,et al. Unfoldings - A Partial-Order Approach to Model Checking , 2008, Monographs in Theoretical Computer Science. An EATCS Series.
[11] Peter Bøgh Andersen. Elastic Systems , 2001, INTERACT.
[12] Marianne Akian,et al. Max-Plus Algebra , 2006 .
[13] Alberto L. Sangiovanni-Vincentelli,et al. Theory of latency-insensitive design , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[14] Michael Kishinevsky,et al. Performance Analysis Based on Timing Simulation , 1994, 31st Design Automation Conference.
[15] Giovanni Chiola,et al. Ergodicity and Throughput Bounds of Petri Nets with Unique Consistent Firing Count Vector , 1991, IEEE Trans. Software Eng..
[16] Kenneth L. McMillan,et al. Using Unfoldings to Avoid the State Explosion Problem in the Verification of Asynchronous Circuits , 1992, CAV.
[17] Randal E. Bryant. Binary decision diagrams and beyond: enabling technologies for formal verification , 1995, ICCAD.
[18] Luca Benini,et al. Telescopic units: a new paradigm for performance optimization of VLSI designs , 1998, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[19] J. Cortadella,et al. Performance analysis of concurrent systems with early evaluation , 2006, 2006 IEEE/ACM International Conference on Computer Aided Design.
[20] Richard M. Karp,et al. A characterization of the minimum cycle mean in a digraph , 1978, Discret. Math..