论文信息 - Lateral DMOS design for ESD robustness

Lateral DMOS design for ESD robustness

This paper presents the design of efficient ESD protection in lateral DMOS (LDMOS) power transistor. Using characterization of the LDMOS transistor under ESD conditions with various gate and drain clamps, the design for minimum power dissipation is established. The results show that for ESD regime of pulses the channel heating effects are minimum and that optimum ESD level can be achieved by driving the device into maximum possible MOS conduction. Based on these results, an empirical formula for effective ESD design is derived.

C. Duvvury | D. Briggs | F. Carvajal | C. Jones

[1] Wai Tung Ng,et al. An optimized RESURF LDMOS power device module compatible with advanced logic processes , 1992, 1992 International Technical Digest on Electron Devices Meeting.

[2] Oh-Kyong Kwon,et al. Optimized 60-V Lateral Dmos Devices for Vlsi Power Applications , 1991, 1991 Symposium on VLSI Technology.

[3] C. Duvvury,et al. ESD: a pervasive reliability concern for IC technologies , 1993 .

[4] J.D. Plummer,et al. Electron mobility in inversion and accumulation layers on thermally oxidized silicon surfaces , 1980, IEEE Transactions on Electron Devices.

[5] D. Blackburn,et al. Transient Thermal Response Measurements of Power Transistors , 1975 .

[6] Michael C. Smayling,et al. Device integration for ESD robustness of high voltage power MOSFETs , 1994, Proceedings of 1994 IEEE International Electron Devices Meeting.

[7] Michael C. Smayling,et al. A modular merged technology process including submicron CMOS logic, nonvolatile memories, linear functions, and power components , 1993, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '93.