A method for reduced-order modeling and simulation of large interconnect circuits and its application to PEEC models with retardation

The continuous improvement in the performance and the increases in the sizes of VLSI systems make electrical interconnect and package (EIP) design and modeling increasingly more important. Special software tools must be used for the design of high-performance VLSI systems. Furthermore, larger and faster systems require larger and more accurate circuit models. The partial element equivalent circuit (PEEC) technique is used for modeling such systems with three-dimensional full wave models. In this paper, we present a practical, readily parallelizable procedure for generating reduced-order frequency-domain models from general full wave PEEC systems. We use multiple expansion points, and piecemeal construction of pole-residue approximations to transfer functions of the PEEC systems, as was used in the complex frequency hopping algorithms. We consider general, multiple-input/multiple-output PEEC systems. Our block procedure consists of an outer loop of local approximations to the PEEC system, coupled with an inner loop where an iterative model-reduction method is applied to the local approximations. We systematically divide the complex frequency region of interest into small regions and construct local approximations to the PEEC system in each subregion. The local approximations are constructed so that the matrix factorizations associated with each of them are the size of the original system and independent of the order of the approximation. Results of computations on these local systems are combined to obtain a reduced-order model for the original PEEC system. We demonstrate the usefulness of our approach with three interesting examples.

[1]  Claude Brezinski,et al.  Pade-Type Approximation and General Orthogonal Polynomials , 1981, The Mathematical Gazette.

[2]  Albert E. Ruehli,et al.  Inductance calculations in a complex integrated circuit environment , 1972 .

[3]  Paul Van Dooren,et al.  Numerical Linear Algebra Techniques for Systems and Control , 1994 .

[4]  I. Elfadel,et al.  Zeros And Passivity Of Arnoldi-reduced-order Models For Interconnect Networks , 1997, Proceedings of the 34th Design Automation Conference.

[5]  A. Ruehli,et al.  Circuit models for three-dimensional geometries including dielectrics , 1992 .

[6]  Michel S. Nakhla,et al.  Simulating 3-D retarded interconnect models using complex frequency hopping (CFH) , 1993, ICCAD.

[7]  R. Stephenson.  A and V , 1962, The British journal of ophthalmology.

[8]  Ronald A. Rohrer,et al.  Three dimensional circuit oriented electromagnetic modeling for VLSI interconnects , 1992, Proceedings 1992 IEEE International Conference on Computer Design: VLSI in Computers & Processors.

[9]  Andreas C. Cangellaris,et al.  Hybrid electromagnetic modeling of noise interactions in packaged electronics based on the partial-element equivalent-circuit formulation , 1997 .

[10]  Tong Zhang,et al.  Two-Sided Arnoldi and Nonsymmetric Lanczos Algorithms , 2002, SIAM J. Matrix Anal. Appl..

[11]  Albert E. Ruehli,et al.  The modified nodal approach to network analysis , 1975 .

[12]  Albert E. Ruehli,et al.  Model reduction for PEEC models including retardation , 1998, IEEE 7th Topical Meeting on Electrical Performance of Electronic Packaging (Cat. No.98TH8370).

[13]  Eli Chiprout,et al.  Efficient full-wave electromagnetic analysis via model-order reduction of fast integral transforms , 1996, DAC '96.

[14]  A. Ruehli,et al.  Stability improvements of integral equation models , 1997, IEEE Antennas and Propagation Society International Symposium 1997. Digest.

[15]  A. E. Ruehii.  Inductance Calculations in a Complex Integrated Circuit Environment , 2002 .

[16]  S. Ramo,et al.  Fields and Waves in Communication Electronics , 1966 .

[17]  A. Ruehli.  Equivalent Circuit Models for Three-Dimensional Multiconductor Systems , 1974 .

[18]  P. Dooren,et al.  Asymptotic Waveform Evaluation via a Lanczos Method , 1994 .

[19]  Zhaojun Bai,et al.  Using partial element equivalent circuit full wave analysis and Pade Via Lanczos to numerically simulate EMC problems , 1997, IEEE 1997, EMC, Austin Style. IEEE 1997 International Symposium on Electromagnetic Compatibility. Symposium Record (Cat. No.97CH36113).

[20]  Daniel Skoogh,et al.  Rational Krylov Algorithms for Eigenvalue Computation and Model Reduction , 1998, PARA.

[21]  Albert E. Ruehli,et al.  Accuracy and stability improvements of integral equation models using the partial element equivalent circuit (PEEC) approach , 1998 .

[22]  Mattan Kamon,et al.  A mixed nodal-mesh formulation for efficient extraction and passive reduced-order modeling of 3D interconnects , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[23]  Lawrence T. Pileggi,et al.  PRIMA: passive reduced-order interconnect macromodeling algorithm , 1997, ICCAD 1997.

[24]  R.W. Freund,et al.  Efficient Small-signal Circuit Analysis And Sensitivity Computations With The Pvl Algorithm , 1994, IEEE/ACM International Conference on Computer-Aided Design.

[25]  Roland W. Freund,et al.  A Lanczos-type method for multiple starting vectors , 2000, Math. Comput..

[26]  Albert E. Ruehli,et al.  Stable time domain solutions for EMC problems using PEEC circuit models , 1994, Proceedings of IEEE Symposium on Electromagnetic Compatibility.

[27]  A. Bellen,et al.  Methods for linear systems of circuit delay differential equations of neutral type , 1999 .

[28]  Roland W. Freund,et al.  Efficient linear circuit analysis by Pade´ approximation via the Lanczos process , 1994, EURO-DAC '94.

[29]  Michel Nakhla,et al.  Asymptotic waveform Evaluation , 1994 .

[30]  A. Ruehli,et al.  Efficient Capacitance Calculations for Three-Dimensional Multiconductor Systems , 1973 .

[31]  Lawrence T. Pileggi,et al.  Asymptotic waveform evaluation for timing analysis , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..