Radiant: efficient page table management for tiered memory systems
暂无分享,去创建一个
Smruti R. Sarangi | Sreenivas Subramoney | Aravinda Prasad | Sandeep Kumar | S. Sarangi | S. Subramoney | Sandeep Kumar | Aravinda Prasad
[1] Kinam Kim,et al. Future memory technology: challenges and opportunities , 2008, 2008 International Symposium on VLSI Technology, Systems and Applications (VLSI-TSA).
[2] Haibo Chen,et al. NUMA-aware graph-structured analytics , 2015, PPoPP.
[3] Jaehyuk Huh,et al. Hybrid TLB coalescing: Improving TLB translation coverage under diverse fragmented memory allocations , 2017, 2017 ACM/IEEE 44th Annual International Symposium on Computer Architecture (ISCA).
[4] Sungjoo Hong,et al. Memory technology trend and future challenges , 2010, 2010 International Electron Devices Meeting.
[5] Dan Tsafrir,et al. Hash, Don't Cache (the Page Table) , 2016, SIGMETRICS.
[6] Justin R. Funston,et al. Challenges of memory management on modern NUMA systems , 2015, Commun. ACM.
[7] Venkatesh Akella,et al. AutoTM: Automatic Tensor Movement in Heterogeneous Memory Systems using Integer Linear Programming , 2020, ASPLOS.
[8] M SwiftMichael,et al. Efficient virtual memory for big memory servers , 2013 .
[9] Guy E. Blelloch,et al. Ligra: a lightweight graph processing framework for shared memory , 2013, PPoPP '13.
[10] Keshav Pingali,et al. Single machine graph analytics on massive datasets using Intel optane DC persistent memory , 2019, Proc. VLDB Endow..
[11] Ismail Oukid,et al. Bridging the Latency Gap between NVM and DRAM for Latency-bound Operations , 2019, DaMoN.
[12] Adam Silberstein,et al. Benchmarking cloud serving systems with YCSB , 2010, SoCC '10.
[13] Xinyu Li,et al. Hierarchical Hybrid Memory Management in OS for Tiered Memory Systems , 2019, IEEE Transactions on Parallel and Distributed Systems.
[14] Vivien Quéma,et al. Traffic management: a holistic approach to memory placement on NUMA systems , 2013, ASPLOS '13.
[15] Abhishek Bhattacharjee,et al. Large-reach memory management unit caches , 2013, MICRO.
[16] Frank Mueller,et al. Performance characterization of a DRAM-NVM hybrid memory architecture for HPC applications using intel optane DC persistent memory modules , 2019, MEMSYS.
[17] Steven Swanson,et al. An Empirical Guide to the Behavior and Use of Scalable Persistent Memory , 2019, FAST.
[18] Boris Grot,et al. Prefetched Address Translation , 2019, MICRO.
[19] Zi Yan,et al. Nimble Page Management for Tiered Memory Systems , 2019, ASPLOS.
[20] Michael M. Swift,et al. Efficient virtual memory for big memory servers , 2013, ISCA.
[21] Ada Gavrilovska,et al. HeteroOS — OS design for heterogeneous memory management in datacenter , 2017, 2017 ACM/IEEE 44th Annual International Symposium on Computer Architecture (ISCA).
[22] Vivien Quéma,et al. Thread and Memory Placement on NUMA Systems: Asymmetry Matters , 2015, USENIX Annual Technical Conference.
[23] Onur Mutlu,et al. Architecting phase change memory as a scalable dram alternative , 2009, ISCA '09.
[24] Timothy Roscoe,et al. Mitosis: Transparently Self-Replicating Page-Tables for Large-Memory Machines , 2019, ASPLOS.
[25] Alan L. Cox,et al. Translation caching: skip, don't walk (the page table) , 2010, ISCA.
[26] Andrew Siegel,et al. XSBENCH - THE DEVELOPMENT AND VERIFICATION OF A PERFORMANCE ABSTRACTION FOR MONTE CARLO REACTOR ANALYSIS , 2014 .
[27] Jee Ho Ryoo,et al. Rethinking TLB designs in virtualized environments: A very large part-of-memory TLB , 2017, 2017 ACM/IEEE 44th Annual International Symposium on Computer Architecture (ISCA).