A 14.4Gb/s/pin 230fJ/b/pin/mm multi-level RF-interconnect for global network-on-chip communication

A simultaneous and reconfigurable multi-level RF-interconnect (MRI) for global network-on-chip (NoC) communication is demonstrated. The proposed MRI interface consists of baseband (BB) and RF band transceivers. The BB transceiver uses multi-level signaling (MLS) to enhance communication bandwidth. The RF-band transceiver utilizes amplitude-shift keying (ASK) modulation to support simultaneous communication on a shared single-ended on-chip global interconnect. A phase-locked loop (PLL) is also designed to support the fully-synchronous NoC architecture. The MLS-based BB and ASK-based RF band carry 10Gb/s/pin and 4.4Gb/s/pin, respectively. The proposed system is fabricated in a 65nm CMOS process and achieves an energy/b/pin/mm of 230fJ/b/pin/mm.

[1]  David Blaauw,et al.  A 95fJ/b current-mode transceiver for 10mm on-chip interconnect , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[2]  M. Fujishima,et al.  4.8GHz CMOS frequency multiplier with subharmonic pulse-injection locking , 2007, 2007 IEEE Asian Solid-State Circuits Conference.

[3]  Mau-Chung Frank Chang,et al.  A simultaneous tri-band on-chip RF-interconnect for future network-on-chip , 2009, 2009 Symposium on VLSI Circuits.

[4]  Chung-Yu Wu,et al.  Design and Analysis of CMOS Subharmonic Injection-Locked Frequency Triplers , 2008, IEEE Transactions on Microwave Theory and Techniques.

[5]  Stephan Henker,et al.  An Energy Efficient Multi-Gbit/s NoC Transceiver Architecture With Combined AC/DC Drivers and Stoppable Clocking in 65 nm and 28 nm CMOS , 2015, IEEE Journal of Solid-State Circuits.

[6]  Mau-Chung Frank Chang,et al.  A low-PDP and low-area repeater using passive CTLE for on-chip interconnects , 2015, 2015 Symposium on VLSI Circuits (VLSI Circuits).