Delay evaluation with lumped linear RLC interconnect circuit models