Charge based DC compact modeling of bulk FinFET transistor

Abstract Multiple-gate MOSFETs became an industrial reality in the last years. Due to a pragmatic trade-off between CMOS process baselines compatibility, improved performance compared to planar bulk architecture, and cost, bulk FinFETs emerged as the technological solution to provide downscaling for the 14/22 nm technological nodes. In this work, a charge based DC compact model based on the SDDG Model is demonstrated for this new generation of FinFET transistors and describes continuously the transistor characteristics in all operating regions. Validating the model against two bulk FinFET baselines (NMOS, PMOS, various gate lengths and EOT), an excellent agreement is found for transfer and output characteristics (linear and saturation regimes), transconductance/output conductance, and g m /I DS characteristics. Temperature dependence is also taken into account and validated ( T range from 25 °C up to 175 °C).

[1]  S. Muller,et al.  Solid-state Device Research Conference , 1973 .

[2]  Jean-Pierre Colinge,et al.  FinFETs and Other Multi-Gate Transistors , 2007 .

[3]  C. Auth,et al.  45nm High-k + metal gate strain-enhanced transistors , 2008, 2008 Symposium on VLSI Technology.

[4]  Denis Flandre,et al.  Implementation of the symmetric doped double-gate MOSFET model in Verilog-A for circuit simulation , 2010 .

[5]  Antonio Cerdeira,et al.  Modeling of potentials and threshold voltage for symmetric doped double-gate MOSFETs , 2008 .

[6]  S. I. Garduño,et al.  Contribution of carrier tunneling and gate induced drain leakage effects to the gate and drain currents of fin–shaped field–effect transistors , 2011 .

[7]  C. Auth,et al.  A 22nm high performance and low-power CMOS technology featuring fully-depleted tri-gate transistors, self-aligned contacts and high density MIM capacitors , 2012, 2012 Symposium on VLSI Technology (VLSIT).

[8]  P. Bai,et al.  A 65nm logic technology featuring 35nm gate lengths, enhanced channel strain, 8 Cu interconnect layers, low-k ILD and 0.57 /spl mu/m/sup 2/ SRAM cell , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..

[9]  R. Chau,et al.  A 45nm Logic Technology with High-k+Metal Gate Transistors, Strained Silicon, 9 Cu Interconnect Layers, 193nm Dry Patterning, and 100% Pb-free Packaging , 2007, 2007 IEEE International Electron Devices Meeting.

[10]  V. Kilchytska,et al.  Compact small-signal model for RF FinFETs , 2012, 2012 8th International Caribbean Conference on Devices, Circuits and Systems (ICCDCS).

[11]  R. Rooyackers,et al.  Migrating from planar to FinFET for further CMOS scaling: SOI or bulk? , 2009, 2009 Proceedings of ESSCIRC.

[12]  B. Iñíguez,et al.  Compact model for short channel symmetric doped double-gate MOSFETs , 2008 .

[13]  Hans Jürgen Mattausch,et al.  The Physics and Modeling of Mosfets - Surface-Potential Model HiSIM , 2008, International Series on Advances in Solid State Electronics and Technology.