Analog Soft-Pattern-Matching Classifier using Floating-Gate MOS Technology

A flexible analog pattern-matching classifier has been developed and its performance is demonstrated in conjunction with a robust image representation algorithm called projected principal-edge distribution (PPED). In the circuit, the functional form of matching is made tunable in terms of the peak position, the peak height and the sharpness of the similarity evaluation by employing the floating-gate MOS technology. The test chip was fabricated in a 0.6-/spl mu/m complimentary metal-oxide semiconductor technology and successfully applied to the recognition of simple handwritten patterns and Arabic numerals using the PPED algorithm for robust image coding. The separation and classification of overlapping patterns have been also experimentally demonstrated.

[1]  Allen Gersho,et al.  Vector quantization and signal compression , 1991, The Kluwer international series in engineering and computer science.

[2]  H. Onodera,et al.  A Memory-based Parallel Processor for Vector Quantization , 1996, ESSCIRC '96: Proceedings of the 22nd European Solid-State Circuits Conference.

[3]  John C. Platt,et al.  An Analog VLSI Chip for Radial Basis Functions , 1992, NIPS.

[4]  Lawrence D. Jackel,et al.  Application of the ANNA neural network chip to high-speed character recognition , 1992, IEEE Trans. Neural Networks.

[5]  Tadashi Shibata,et al.  Neuron-MOS correlator based on Manhattan distance computation for event recognition hardware , 1996, 1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. ISCAS 96.

[6]  T. Yamasaki,et al.  Analog pattern classifier with flexible matching circuitry based on principal-axis-projection vector representation , 2001, Proceedings of the 27th European Solid-State Circuits Conference.

[7]  Kiyoto Ito,et al.  A High-Performance Time-Domain Winner-Take-All Circuit Employing OR-Tree Architecture , 2001 .

[8]  Tadashi Shibata,et al.  A fast self-convergent flash-memory programming scheme for MV and analog data storage , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[9]  Bin-Da Liu,et al.  A modular current-mode classifier circuit for template matching application , 2000 .

[10]  Tadashi Shibata,et al.  An associative-processor-based mixed signal system for robust grayscale image recognition , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[11]  Luke Theogarajan,et al.  A scalable low voltage analog Gaussian radial basis circuit , 1997 .

[12]  G. Cauwenberghs,et al.  A Charge-Based CMOS Parallel Analog Vector Quantizer , 1994, NIPS 1994.

[13]  T. Ohmi,et al.  Advances in neuron-MOS applications , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[14]  Tadashi Shibata,et al.  A functional MOS transistor featuring gate-level weighted sum and threshold operations , 1992 .

[15]  Tadashi Shibata,et al.  An analog similarity evaluation circuit featuring variable functional forms , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[16]  Kiyoto Ito,et al.  A High-Performance Ramp-Voltage-Scan Winner-Take-All Circuit in an Open Loop Architecture , 2002 .

[17]  Tadashi Shibata,et al.  A human-perception-like image recognition system based on PAP vector representation with multi resolution concept , 2002, 2002 IEEE International Conference on Acoustics, Speech, and Signal Processing.

[18]  T. Shibata,et al.  A general-purpose vector-quantization processor employing two-dimensional bit-propagating winner-take-all , 2002, 2002 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.02CH37302).

[19]  Luke Theogarajan,et al.  A multi-dimensional analog Gaussian radial basis circuit , 1996, 1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. ISCAS 96.

[20]  Asad A. Abidi,et al.  An 8 b CMOS vector A/D converter , 1993, 1993 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[21]  Tadashi Shibata,et al.  Human-perception-like image recognition system based on the Associative Processor architecture , 2002, 2002 11th European Signal Processing Conference.

[22]  T. Morimoto,et al.  A fully-parallel vector quantization processor for real-time motion picture compression , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[23]  Tadashi Shibata,et al.  A hardware-friendly soft-computing algorithm for image recognition , 2000, 2000 10th European Signal Processing Conference.