Finite Element Simulation of Solid–Liquid Interdiffusion Bonding Process: Understanding Process-Dependent Thermomechanical Stress

Solid–liquid interdiffusion (SLID) bonding finds a wide variety of potential applications toward die-attach, hermetic encapsulation of microelectromechanical systems (MEMS) devices and 3-D heterogeneous integration. Unlike soft soldering technique, the solidification of intermetallic compound (IMC) formation in SLID bonding occurs during the process isothermally, making it difficult to predict and mitigate the sources of process-dependent thermomechanical stresses. Literature reports two dominant factors for the built-in stress in SLID bonds: volume shrinkage (due to IMC formation) and coefficient of thermal expansion (CTE) mismatch. This work provides a detailed investigation of the Cu–Sn SLID bonding process by finite element (FE) simulations. Specifically, the FE simulation of the SLID bonding process is divided into three steps: ramp-up, hold-time, and ramp-down stages to understand the stresses formed due to each individual step. Plastic material properties for Cu as well as temperature-dependent material parameters for different entities are assigned. Process-dependent thermomechanical stresses formed during the ramp-up and hold-time steps (IMC formation) were found not to be significant. The hold-time step is governed by the reaction and diffusion kinetics, which determines the bond line quality including defects, such as voids. The ramp-down step is the dominant phase influencing the final stress formations in the bonds. The results show an average of >30% decrease in the stress levels in Cu3Sn layer (IMC) when the bonding temperature is brought down from 320 °C to 200 °C, thus demonstrating the importance of low-temperature SLID process.

[1]  P. Dixit,et al.  A review of intermetallic compound growth and void formation in electrodeposited Cu–Sn Layers for microsystems packaging , 2021, Journal of Materials Science: Materials in Electronics.

[2]  M. Paulasto-Kröckel,et al.  Wafer Level Solid Liquid Interdiffusion Bonding: Formation and Evolution of Microstructures , 2020, Journal of Electronic Materials.

[3]  H.-S. Philip Wong,et al.  A Density Metric for Semiconductor Technology [Point of View] , 2020, Proc. IEEE.

[4]  P. He,et al.  Recent progress in SLID bonding in novel 3D-IC technologies , 2020 .

[5]  D. Kang,et al.  Comparison of Tensile and Fatigue Properties of Copper Thin Film Depending on Process Method , 2020, Applied Sciences.

[6]  Tsu-Jae King-Liu A Density Metric for Semiconductor Technology , 2020 .

[7]  Liang Zhang,et al.  Stress analysis and structural optimization of 3-D IC package based on the Taguchi method , 2019, Soldering & Surface Mount Technology.

[8]  M. Paulasto-Kröckel,et al.  The Role of Ultrafine Crystalline Behavior and Trace Impurities in Copper on Intermetallic Void Formation , 2018, ACS Applied Electronic Materials.

[9]  Sachin S. Sapatnekar,et al.  Circuit Performance Shifts Due to Layout-Dependent Stress in Planar and 3D-ICs , 2018, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[10]  Sinn-wen Chen,et al.  Materials, processing and reliability of low temperature bonding in 3D chip stacking , 2018, Journal of Alloys and Compounds.

[11]  Soon-Bok Lee,et al.  Structure-dependent mechanical behavior of copper thin films , 2017 .

[12]  M. Paulasto-Kröckel,et al.  Interfacial void segregation of Cl in Cu-Sn micro-connects , 2017, Electronic Materials Letters.

[13]  Jeong-Won Yoon,et al.  Cu–Sn and Ni–Sn transient liquid phase bonding for die-attach technology applications in high-temperature power electronics packaging , 2017, Journal of Materials Science: Materials in Electronics.

[14]  M. Paulasto-Kröckel,et al.  Gigahertz scanning acoustic microscopy analysis of voids in Cu-Sn micro-connects , 2017 .

[15]  A. Rautiainen,et al.  Vertical cracking of Cu-Sn solid-liquid interdiffusion bond under thermal shock test , 2017 .

[16]  M. Paulasto-Kröckel,et al.  Void formation and its impact on Cu-Sn intermetallic compound formation , 2016 .

[17]  Changqing Liu,et al.  Perpendicular Growth Characteristics of Cu-Sn Intermetallic Compounds at the Surface of 99Sn-1Cu/Cu Solder Interconnects , 2015, Journal of Electronic Materials.

[18]  C. Tung,et al.  Electromigration immortality of purely intermetallic micro -bump for 3D integration , 2015, 2015 IEEE 65th Electronic Components and Technology Conference (ECTC).

[19]  P. Ramm,et al.  Residual stress investigations at TSVs in 3D micro structures by HR-XRD, Raman spectroscopy and fibDAC , 2014, 2014 IEEE 64th Electronic Components and Technology Conference (ECTC).

[20]  C. C. Li,et al.  Volume Shrinkage Induced by Interfacial Reaction in Micro-Ni/Sn/Ni Joints , 2014, Metallurgical and Materials Transactions A.

[21]  J. Li,et al.  Wafer-level SLID bonding for MEMS encapsulation , 2013 .

[22]  Knut E. Aasmundtveit,et al.  Optimized Cu-Sn Wafer-Level Bonding Using Intermetallic Phase Characterization , 2013, Journal of Electronic Materials.

[23]  Astrid-Sofie B. Vardøy,et al.  RESIDUAL STRESS IN SILICON CAUSED BY CU-SN WAFER-LEVEL PACKAGING , 2013 .

[24]  K. Aasmundtveit,et al.  Cu/Sn SLID wafer-level bonding optimization , 2013, 2013 IEEE 63rd Electronic Components and Technology Conference.

[25]  O. Løvvik,et al.  High Temperature Interconnect and Die Attach Technology: Au–Sn SLID Bonding , 2013, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[26]  C. Yeh,et al.  Texture and temperature dependence on the mechanical characteristics of copper electrodeposits , 2013 .

[27]  Diederik Verkest,et al.  Analysis of microbump induced stress effects in 3D stacked IC technologies , 2012, 2011 IEEE International 3D Systems Integration Conference (3DIC), 2011 IEEE International.

[28]  K. Aasmundtveit,et al.  Wafer‐Level Solid–Liquid Interdiffusion Bonding , 2012 .

[29]  Peter Borgesen,et al.  On the root cause of Kirkendall voiding in Cu^3Sn , 2011 .

[30]  L. Ladani Stress analysis of 3-dimensional IC package as function of structural design parameters , 2010 .

[31]  Jae-Seok Yang,et al.  TSV stress aware timing analysis with applications to 3D-IC layout optimization , 2010, Design Automation Conference.

[32]  Paresh Limaye,et al.  Cu/Sn microbumps interconnect for 3D TSV chip stacking , 2010, 2010 Proceedings 60th Electronic Components and Technology Conference (ECTC).

[33]  P. Soussan,et al.  Comprehensive analysis of the impact of single and arrays of through silicon vias induced stress on high-k / metal gate CMOS performance , 2010, 2010 International Electron Devices Meeting.

[34]  F. Che,et al.  Drop impact analysis of Sn-Ag-Cu solder joints using dynamic high-strain rate plastic strain as the impact damage driving force , 2006, 56th Electronic Components and Technology Conference 2006.

[35]  Chuan Seng Tan,et al.  Observation of interfacial void formation in bonded copper layers , 2005 .

[36]  D. Read,et al.  Morphology, microstructure, and mechanical properties of a copper electrodeposit , 2004 .

[37]  Huajian Gao,et al.  Plasticity contributions to interface adhesion in thin-film interconnect structures , 2000 .

[38]  Tsung-Yu Pan,et al.  Intermetallic compound growth on Ni, Au/Ni, and Pd/Ni substrates with Sn/Pb, Sn/Ag, and Sn solders [PWBs] , 1998, 1998 Proceedings. 48th Electronic Components and Technology Conference (Cat. No.98CH36206).

[39]  J. W. Morris,et al.  Analysis of low-temperature intermetallic growth in copper-tin diffusion couples , 1992 .

[40]  K.E. Petersen,et al.  Silicon as a mechanical material , 1982, Proceedings of the IEEE.