On the topographic equivalence between voltage mode and current mode ranked order filters for array processors

This paper examines the circuit implementation of programmable parallel analog order statistic filtering and compares the topographies of two compact ranked order filter circuit structures, which have been proposed for use in a CNN-type array processor, either for current or voltage mode inputs. The performance and complexity of the circuits is examined with respect to their practical implementability in a massively parallel architecture

[1]  John Lazzaro,et al.  Winner-Take-All Networks of O(N) Complexity , 1988, NIPS.

[2]  Bertram E. Shi,et al.  Order statistic filtering with cellular neural networks , 1994, Proceedings of the Third IEEE International Workshop on Cellular Neural Networks and their Applications (CNNA-94).

[3]  Alejandro Díaz-Sánchez,et al.  Compact continuous-time analog rank-order filter implementation in CMOS technology , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[4]  Lin-Bao Yang,et al.  Cellular neural networks: theory , 1988 .

[5]  A.J. Lopez-Martin,et al.  High-speed high-precision CMOS analog rank order filter with O(n) complexity , 2005, IEEE Journal of Solid-State Circuits.

[6]  Jacek Kowalski.  0.8 μm CMOS implementation of weighted-order statistic image filter based on cellular neural network architecture , 2003, IEEE Trans. Neural Networks.

[7]  Barrie Gilbert.  Current Mode, Voltage Mode, or Free Mode? A Few Sage Suggestions , 2004 .

[8]  Spyridon Vlassis,et al.  High-speed, accurate analogue CMOS rank filter , 2000 .

[9]  K. Urahama,et al.  Direct analog rank filtering , 1995 .

[10]  Ari Paasio,et al.  A ranked order filter implementation for parallel analog processing , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[11]  Boon Poh Tan,et al.  Semiparallel rank order filtering in analog VLSI , 2001 .

[12]  I. E. Opris,et al.  Analog rank extractors , 1997 .