Directional Sensitivity of Single Event Upsets in 90 nm CMOS Due to Charge Sharing
暂无分享,去创建一个
A.F. Witulski | L.W. Massengill | B.L. Bhuva | O.A. Amusan | P.R. Fleming | M.P. Baze | S. DasGupta | A.L. Sternberg | C.C. Heath | M.L. Alles
[1] B.L. Bhuva,et al. Charge Collection and Charge Sharing in a 130 nm CMOS Technology , 2006, IEEE Transactions on Nuclear Science.
[2] T. Calin,et al. SEU-hardened storage cell validation using a pulsed laser , 1996 .
[3] A.F. Witulski,et al. Single Event Upsets in a 130 nm Hardened Latch Design Due to Charge Sharing , 2007, 2007 IEEE International Reliability Physics Symposium Proceedings. 45th Annual.
[4] Lloyd W. Massengill,et al. Basic mechanisms and modeling of single-event upset in digital microelectronics , 2003 .
[5] L.W. Massengill,et al. Simultaneous single event charge sharing and parasitic bipolar conduction in a highly-scaled SRAM design , 2005, IEEE Transactions on Nuclear Science.
[6] A.F. Witulski,et al. Analysis of Parasitic PNP Bipolar Transistor Mitigation Using Well Contacts in 130 nm and 90 nm CMOS Technology , 2007, IEEE Transactions on Nuclear Science.
[7] A.F. Witulski,et al. HBD layout isolation techniques for multiple node charge collection mitigation , 2005, IEEE Transactions on Nuclear Science.
[8] T. Calin,et al. Upset hardened memory design for submicron CMOS technology , 1996 .
[9] B.L. Bhuva,et al. Design Techniques to Reduce SET Pulse Widths in Deep-Submicron Combinational Logic , 2007, IEEE Transactions on Nuclear Science.