Comparing Two Non-Blocking Concurrent Data Switching Schemes for Network-on-Chip

Based on a previously developed Code-Division Multiple-Access (CDMA) Network-on-Chip (NoC) structure, this paper examines the overhead cost of data encoding and decoding operations in the CDMA data switching scheme by comparing it with another non-blocking concurrent data switching scheme, crossbar, in the same six-node on-chip network environment. Different data path configurations are explored in the realizations of the six-node network in order to further examine the characteristics of the CDMA NoC. The crossbar structure is realized by parallel multiplexers. The two different realizations of the six-node network which apply the CDMA scheme and crossbar scheme separately are realized in Register-Transfer Level (RTL) by using Hardware Description Language (HDL). Based on the RTL realizations, area and power costs, data transfer latencies, and the number of data wires of the two schemes is compared.

[1]  Xin Wang,et al.  An On-Chip CDMA Communication Network , 2005, 2005 International Symposium on System-on-Chip.

[2]  Jari Nurmi,et al.  Issues in the development of a practical NoC: the Proteo concept , 2004, Integr..

[3]  Kees Goossens,et al.  AEthereal network on chip: concepts, architectures, and implementations , 2005, IEEE Design & Test of Computers.

[4]  Daniel Marcos Chapiro,et al.  Globally-asynchronous locally-synchronous systems , 1985 .

[5]  Jochen A. G. Jess,et al.  PROPHID: a data-driven multi-processor architecture for high-performance DSP , 1997, Proceedings European Design and Test Conference. ED & TC 97.

[6]  A. Viterbi CDMA: Principles of Spread Spectrum Communication , 1995 .

[7]  Xin Wang,et al.  A RTL Asynchronous FIFO Design Using Modified Micropipeline , 2006, 2006 International Biennial Baltic Electronics Conference.