HBD layout isolation techniques for multiple node charge collection mitigation
暂无分享,去创建一个
A.F. Witulski | L.W. Massengill | J.D. Black | B.L. Bhuva | M.P. Baze | A.L. Sternberg | M.L. Alles | M.G. Hubert | J.M. Benedetto | J.L. Wert | M. Alles | M. Baze | L. Massengill | J. Wert | B. Bhuva | A. Witulski | A. Sternberg | J. Benedetto | J. Black | M.G. Hubert | M. G. Hubert
[1] T. Calin,et al. Upset hardened memory design for submicron CMOS technology , 1996 .
[2] P. Eaton,et al. Soft error rate mitigation techniques for modern microcircuits , 2002, 2002 IEEE International Reliability Physics Symposium. Proceedings. 40th Annual (Cat. No.02CH37320).