Systems-on-chip (SoCs) designed in ultra-deep sub-micron technologies (90nm and beyond) often comprise modules in multiple clock domains (MCD), which are usually interconnected using asynchronous interfaces. At the same time, in ultra-deep sub-micron (DSM) technologies, minimum width, spacing, inter-metal dielectric lengths are reduced, as well as distances between metal layers. These trends raise the coupling capacitance resulting in more severe crosstalks. Therefore, asynchronous interfaces may be subject to crosstalk in ultra-DSM technologies. In this paper, a quantitative investigation is performed to approximate the crosstalk effects in 90nm technology, and to compare them with effects in other DSM technologies. It is found that for wire lengths of 1mm, and more, crosstalk effects in a 90nm technology are substantially higher, about 1.3 times, than in a 180nm technology. Furthermore, three well known self-timed asynchronous design methods are analyzed with regards to crosstalk and the importance of coupling capacitances is established. It is shown that glitches can cause errors in self-timed designs. To our knowledge, this paper is the first to report crosstalk sensitivity in self-timed circuits, which are notably proposed as a solution to the timing problems found in advanced SoCs.
[1]
H. B. Bakoglu,et al.
Circuits, interconnections, and packaging for VLSI
,
1990
.
[2]
Anurag Mittal,et al.
Nano-CMOS Circuit and Physical Design
,
2004
.
[3]
R. Negulescu,et al.
1.1-GDI/s transmission between pausible clock domains
,
2002,
2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).
[4]
David Harris,et al.
CMOS VLSI Design: A Circuits and Systems Perspective
,
2004
.
[5]
William John Bainbridge,et al.
Delay insensitive system-on-chip interconnect using 1-of-4 data encoding
,
2001,
Proceedings Seventh International Symposium on Asynchronous Circuits and Systems. ASYNC 2001.