Leros: The Return of the Accumulator Machine

An accumulator instruction set architecture is simpler than an instruction set of a (reduced instruction set computer) RISC architecture. Therefore, an accumulator instruction set that does within one instruction less than a typical RISC instruction is probably more “reduced” than a standard load/store register based RISC architecture.

[1]  Kenji Kise,et al.  Ultrasmall: The smallest MIPS soft processor , 2014, 2014 24th International Conference on Field Programmable Logic and Applications (FPL).

[2]  Carlo H. Séquin,et al.  RISC I: a reduced instruction set VLSI computer , 1981, ISCA '98.

[3]  Martin Schoeberl.  Lipsi: Probably the Smallest Processor in the World , 2018, ARCS.

[4]  John Wawrzynek,et al.  Chisel: Constructing hardware in a Scala embedded language , 2012, DAC Design Automation Conference 2012.

[5]  David A. Patterson,et al.  Reduced instruction set computers , 1985, CACM.

[6]  Zoran Salcic,et al.  DOP—a simple processor for custom computing machines , 1994 .

[7]  Gerald Hempel,et al.  A resource optimized Processor Core for FPGA based SoCs , 2007, 10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007).

[8]  Jiri Gaisler.  A portable and fault-tolerant microprocessor based on the SPARC v8 architecture , 2002, Proceedings International Conference on Dependable Systems and Networks.

[9]  Andrew Waterman,et al.  Design of the RISC-V Instruction Set Architecture , 2016 .

[10]  Martin Schoeberl.  Leros: A Tiny Microcontroller for FPGAs , 2011, 2011 21st International Conference on Field Programmable Logic and Applications.

[11]  JOHN L. HENNESSY,et al.  VLSI Processor Architecture , 1984, IEEE Transactions on Computers.

[12]  Vikram S. Adve,et al.  LLVM: a compilation framework for lifelong program analysis & transformation , 2004, International Symposium on Code Generation and Optimization, 2004. CGO 2004..

[13]  Jonathan Rose,et al.  The supersmall soft processor , 2010, 2010 VI Southern Programmable Logic Conference (SPL).

[14]  Martin Schoeberl.  Digital Design with Chisel , 2019 .

[15]  Reinhold Weicker,et al.  Dhrystone: a synthetic systems programming benchmark , 1984, CACM.