LYCOS: the Lyngby Co-Synthesis System

This paper describes the LYCOS system, an experimental co-synthesis environment. We present the motivation and philosophy of LYCOS and after an overview of the entire system, the individual parts are described. We use a single CPU, single ASIC target architecture and we describe the techniques we use to estimate metrics concerning hardware, software and communication in this architecture. Finally we present a novel partitioning technique called PACE, which has shown to produce excellent results, and we demonstrate how partitioning is used to do design space exploration.

[1]  Donatella Sciuto,et al.  The role of VHDL within the TOSCA hardware/software codesign framework , 1994, EURO-DAC '94.

[2]  Frank Vahid,et al.  SLIF: a specification-level intermediate format for system design , 1995, Proceedings the European Design and Test Conference. ED&TC 1995.

[3]  Rajesh Gupta,et al.  System synthesis via hardware-software co-design , 1992 .

[4]  A. B. Kahn,et al.  Topological sorting of large networks , 1962, CACM.

[5]  Ronald L. Rivest,et al.  Introduction to Algorithms , 1990 .

[6]  A. E. Haxthausen.  Developing a translator from C programs to data flow graphs using RAISE , 1996, Proceedings of 11th Annual Conference on Computer Assurance. COMPASS '96.

[7]  Luciano Lavagno,et al.  A case study in computer-aided co-design of embedded controllers , 1994, Des. Autom. Embed. Syst..

[8]  Jörg Henkel,et al.  Hardware-software cosynthesis for microcontrollers , 1993, IEEE Design & Test of Computers.

[9]  Jan Madsen,et al.  Aspects of system modelling in Hardware/Software partitioning , 1996, Proceedings Seventh IEEE International Workshop on Rapid System Prototyping. Shortening the Path from Specification to Prototype.

[10]  G. Borriello,et al.  Communication synthesis for distributed embedded systems , 1998, 1998 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (IEEE Cat. No.98CB36287).

[11]  Giovanni De Micheli,et al.  Synthesis and simulation of digital systems containing interacting hardware and software components , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.

[12]  Albert Benveniste,et al.  The synchronous approach to reactive and real-time systems , 1991 .

[13]  Donatella Sciuto,et al.  HW/SW codesign for embedded telecom systems , 1994, Proceedings 1994 IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[14]  David Harel,et al.  Statecharts: A Visual Formalism for Complex Systems , 1987, Sci. Comput. Program..

[15]  Krishna M. Kavi,et al.  Isomorphisms Between Petr Nets and Dataflow Graphs , 1987, IEEE Transactions on Software Engineering.

[16]  Edward A. Lee,et al.  Ptolemy: A Framework for Simulating and Prototyping Heterogenous Systems , 2001, Int. J. Comput. Simul..

[17]  Raul Camposano,et al.  Embedded system design , 1996, Des. Autom. Embed. Syst..

[18]  Jie Gong,et al.  Software estimation from executable specifications , 1994 .

[19]  Jan Madsen,et al.  Resource Considerations during Parallel Scheduling of Large Control Flow Dominated Applications , 1995 .

[20]  K. Mani Chandy,et al.  Parallel program design - a foundation , 1988 .

[21]  Damir Čemerin,et al.  IV , 1882, Nauka czytania i pisania, wypracowana z polecenia Towarzystwa pedagogicznego w Poznaniu.

[22]  Pierre G. Paulin,et al.  Force-directed scheduling for the behavioral synthesis of ASICs , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[23]  R. K. Shyamasundar,et al.  Introduction to algorithms , 1996 .

[24]  Giovanni De Micheli,et al.  Computer-aided hardware-software codesign , 1994, IEEE Micro.

[25]  Kurt Jensen,et al.  Coloured Petri Nets: Modelling and Validation of Concurrent Systems , 2009 .

[26]  Gaetano Borriello,et al.  The Chinook hardware/software co-synthesis system , 1995 .

[27]  Frank Vahid,et al.  Clustering for improved system-level functional partitioning , 1995, Proceedings of the Eighth International Symposium on System Synthesis.

[28]  Ahmed Amine Jerraya,et al.  Interactive system-level partitioning with PARTIF , 1994, Proceedings of European Design and Test Conference EDAC-ETC-EUROASIC.

[29]  Rolf Ernst,et al.  COSYMA: a software-oriented approach to hardware/software codesign , 1994 .

[30]  A. Jantsch,et al.  A case study on hardware/software partitioning , 1994, Proceedings of IEEE Workshop on FPGA's for Custom Computing Machines.

[31]  Edward A. Lee,et al.  A global criticality/local phase driven algorithm for the constrained hardware/software partitioning problem , 1994, CODES.

[32]  Jorgen Staunstrup.  A formal approach to hardware design , 1994, The Kluwer international series in engineering and computer science.

[33]  Mohamed Abid,et al.  COSMOS: a codesign approach for communicating systems , 1994, CODES.

[34]  Wayne H. Wolf,et al.  Sensitivity-driven co-synthesis of distributed embedded systems , 1995, Proceedings of the Eighth International Symposium on System Synthesis.

[35]  van Jtj Jos Eijndhoven,et al.  The ASCIS data flow graph : semantics and textual format , 1991 .

[36]  Jan Madsen,et al.  PACE: a dynamic programming algorithm for hardware/software partitioning , 1996, Proceedings of 4th International Workshop on Hardware/Software Co-Design. Codes/CASHE '96.

[37]  Jan Madsen,et al.  An approach to interface synthesis , 1995, Proceedings of the Eighth International Symposium on System Synthesis.

[38]  Bjarne Hald,et al.  A Flexible Architecture Representation for High Level Synthesis , 1994 .

[39]  Axel Jantsch,et al.  Hardware/software partitioning and minimizing memory interface traffic , 1994, EURO-DAC '94.

[40]  Frank Vahid,et al.  A system-design methodology: executable-specification refinement , 1994, Proceedings of European Design and Test Conference EDAC-ETC-EUROASIC.

[41]  Jörg Henkel,et al.  An approach to the adaptation of estimated cost parameters in the COSYMA system , 1994, CODES '94.