Statistical High-Level Synthesis under Process

[1]  Yuan Xie,et al.  Guaranteeing Performance Yield in High-Level Synthesis , 2006, 2006 IEEE/ACM International Conference on Computer Aided Design.

[2]  Yuan Xie,et al.  Variation-aware resource sharing and binding in behavioral synthesis , 2009, 2009 Asia and South Pacific Design Automation Conference.

[3]  Yuan Xie,et al.  A Variation Aware High Level Synthesis Framework , 2008, 2008 Design, Automation and Test in Europe.

[4]  Yuan Xie,et al.  ILP-based scheme for timing variation-aware scheduling and resource binding , 2008, 2008 IEEE International SOC Conference.

[5]  Chong-Min Kyung,et al.  Low-power high-level synthesis using latches , 2001, ASP-DAC '01.

[6]  Xiaoxia Wu,et al.  Variability-driven module selection with joint design time optimization and post-silicon tuning , 2008, 2008 Asia and South Pacific Design Automation Conference.

[7]  David Blaauw,et al.  Statistical Analysis and Optimization for VLSI: Timing and Power , 2005, Series on Integrated Circuits and Systems.

[8]  Deming Chen,et al.  FastYield: Variation-aware, layout-driven simultaneous binding and module selection for performance yield optimization , 2009, 2009 Asia and South Pacific Design Automation Conference.

[9]  Philippe Coussy,et al.  High-Level Synthesis: from Algorithm to Digital Circuit , 2008 .

[10]  Yuan Xie,et al.  Tolerating process variations in high-level synthesis using transparent latches , 2009, 2009 Asia and South Pacific Design Automation Conference.