Pathfinding for 22nm CMOS designs using Predictive Technology Models

Traditional IC scaling is becoming increasingly difficult at the 22nm node and beyond. Dealing with these challenges increase product development cycle time. For continued CMOS scaling, it is essential to start design explorations in new process nodes as early as possible. Such an effort requires having Predictive Technology Models, which bridge technological and design practices, in order to assess the performance impact of future key modules. In this paper we propose a strategy that enables simultaneous investigation of advanced process and design concepts. Based on a customized predictive methodology and silicon data at 90–45nm nodes, compact transistor and interconnect models are developed for the next generation CMOS technology. We capture the heuristic device behavior during the scaling, which helps us to gain key insights that allow us to make tradeoffs of circuit performance metrics for next technology node.

[1]  R. Chau,et al.  A 45nm Logic Technology with High-k+Metal Gate Transistors, Strained Silicon, 9 Cu Interconnect Layers, 193nm Dry Patterning, and 100% Pb-free Packaging , 2007, 2007 IEEE International Electron Devices Meeting.

[2]  Shien-Yang Wu,et al.  A 32nm CMOS Low Power SoC Platform Technology for Foundry Applications with Functional High Density SRAM , 2007, 2007 IEEE International Electron Devices Meeting.

[3]  Mark Y. Liu,et al.  A 32nm logic technology featuring 2nd-generation high-k + metal-gate transistors, enhanced channel strain and 0.171μm2 SRAM cell size in a 291Mb array , 2008, 2008 IEEE International Electron Devices Meeting.

[4]  Yu Cao,et al.  New Generation of Predictive Technology Model for Sub-45 nm Early Design Exploration , 2006, IEEE Transactions on Electron Devices.

[5]  Yu Cao,et al.  New paradigm of predictive MOSFET and interconnect modeling for early circuit simulation , 2000, Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044).

[6]  Yu Cao,et al.  Predictive technology modeling for 32nm low power design , 2007, 2007 International Semiconductor Device Research Symposium.

[7]  J. Liaw,et al.  32nm gate-first high-k/metal-gate technology for high performance low power applications , 2008, 2008 IEEE International Electron Devices Meeting.

[8]  M. Raymond,et al.  22 nm technology compatible fully functional 0.1 μm2 6T-SRAM cell , 2008, 2008 IEEE International Electron Devices Meeting.

[9]  M. D. Lei,et al.  A highly scaled, high performance 45 nm bulk logic CMOS technology with 0.242 μm2 SRAM cell , 2007, 2007 IEEE International Electron Devices Meeting.

[10]  Xia Li,et al.  Field-Based Capacitance Modeling for Sub-65-nm On-Chip Interconnect , 2009, IEEE Transactions on Electron Devices.

[11]  S. Samavedam,et al.  32nm general purpose bulk CMOS technology for high performance applications at low voltage , 2008, 2008 IEEE International Electron Devices Meeting.

[12]  D. Acharyya,et al.  Rigorous Extraction of Process Variations for 65-nm CMOS Design , 2009, IEEE Transactions on Semiconductor Manufacturing.