A High-Precision 2.5-ps RMS Time Synchronization for Multiple High-Speed Transceivers in FPGA

The high-speed serial transceiver plays a key role in the high-speed data transmission. Because of the independent clock network in each transceiver, there exist random skews between the multiple transceivers each time the system reinitializes. In the system of data transmission, these random skews are always permitted and the intrachannel synchronization is guaranteed by inserting some same comma codes in each channel. However, for the strict clock distribution system, these random skews are unacceptable. To address this problem, a scheme combined of a tunable phase interpolator (PI) and a high-precision time-to-digital converter (TDC) is presented. A plain TDC is employed to measure the skews of parallel clocks in multichannels with bin size of ~10.2 ps and precision of ~18.0 ps. The method of multiple measurements average is adopted to further improve the TDCs performance. On this basis, time synchronization with root mean square (rms) of ~2.5 ps and peak-to-peak value of ~14.7 ps is implemented in a 20-nm fabrication process ultrascale field programmable gate array (FPGA). Compared to the measured results (rms of ~22 ps and peak-to-peak value of ~105 ps) of the Xilinx self-phase alignment method, the presented scheme has more than six times performance improvement. In addition, this scheme can lock the delay between different channels to arbitrary configurable offsets, making it very suitable for scenarios where multichannel latencies are strictly restricted.

[1]  An Qi,et al.  The clock system for LHAASO WCDA based on reduced White Rabbit , 2013 .

[2]  Wei Chen,et al.  Space-bound optical source for satellite-ground decoy-state quantum key distribution. , 2014, Optics express.

[3]  P. Dudek,et al.  A high-resolution CMOS time-to-digital converter utilizing a Vernier delay line , 2000, IEEE Journal of Solid-State Circuits.

[4]  Jinyuan Wu,et al.  Firmware-only implementation of time-to-digital converter (TDC) in field-programmable gate array (FPGA) , 2003, 2003 IEEE Nuclear Science Symposium. Conference Record (IEEE Cat. No.03CH37515).

[5]  Christian Bohm,et al.  FPGA based phase detector for high-speed clocks with pico-seconds resolution , 2013, 2013 IEEE Nuclear Science Symposium and Medical Imaging Conference (2013 NSS/MIC).

[6]  Christian Kurtsiefer,et al.  Breaking a quantum key distribution system through a timing side channel. , 2007, Optics express.

[7]  Eby G. Friedman,et al.  Clock distribution networks in synchronous digital integrated circuits , 2001, Proc. IEEE.

[8]  Gilles Brassard,et al.  Quantum cryptography: Public key distribution and coin tossing , 2014, Theor. Comput. Sci..

[9]  J. Doernberg,et al.  Full-speed testing of A/D converters , 1984 .

[10]  Edoardo Charbon,et al.  A 17ps time-to-digital converter implemented in 65nm FPGA technology , 2009, FPGA '09.

[11]  L. Iafolla,et al.  The characterization and application of a low resource FPGA-based time to digital converter☆ , 2012, 1206.0679.

[12]  Yonggang Wang,et al.  A 4.2 ps Time-Interval RMS Resolution Time-to-Digital Converter Using a Bin Decimation Method in an UltraScale FPGA , 2016, IEEE Transactions on Nuclear Science.

[13]  F. Windmeijer,et al.  An R-squared measure of goodness of fit for some common nonlinear regression models , 1997 .

[14]  Alan Mink,et al.  Quantum key distribution at GHz transmission rates , 2009, OPTO.

[15]  Shubin Liu,et al.  A 1.7 ps Equivalent Bin Size and 4.2 ps RMS FPGA TDC Based on Multichain Measurements Averaging Method , 2015, IEEE Transactions on Nuclear Science.