System-level prototyping framework for heterogeneous multi-core architecture applied to biological sequence analysis

An event-driven prototyping and simulation framework to support the design and early development stages of an heterogeneous multi-core processing architecture is presented in this manuscript. The main focus of this parallel structure is to efficiently execute a set of widely used bio-informatics algorithms for DNA sequences alignment and processing. The conceived framework was entirely developed using the SystemC description language and allows a full parametrization of the prototyped multi-core architecture, such as the amount of computing nodes, the effective alignment throughput of each node, and the capacity and access time of the memory devices. The presented experimental results demonstrate that the conceived framework provides the system designer with a very useful preliminary evaluation of the prototyped architecture. In particular, the included evaluation demonstrates the relation between the number and performance of the computing nodes and the resulting alignment performance gain (speedup), as well as the inherent bus contention losses in the shared resources (bus and shared memory).

[1]  Michael Farrar,et al.  Sequence analysis Striped Smith – Waterman speeds database searches six times over other SIMD implementations , 2007 .

[2]  Cagkan Erbas,et al.  System-level modelling and design space exploration for multiprocessor embedded system-on-chip architectures , 2006 .

[3]  Paulo F. Flores,et al.  Integrated Hardware Architecture for Efficient Computation of the $n$-Best Bio-Sequence Local Alignments in Embedded Platforms , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[4]  Wolfgang Rosenstiel,et al.  System Level Design Using the SystemC Modeling Platform , 2001 .

[5]  M S Waterman,et al.  Identification of common molecular subsequences. , 1981, Journal of molecular biology.

[6]  P. Garda,et al.  A SystemC AMS model of an 12C bus controller , 2006, International Conference on Design and Test of Integrated Systems in Nanoscale Technology, 2006. DTIS 2006..

[7]  Wolfgang Müller,et al.  Verification of a CAN bus model in SystemC with functional coverage , 2010, International Symposium on Industrial Embedded System (SIES).

[8]  Daniel Gajski,et al.  Transaction level modeling: an overview , 2003, First IEEE/ACM/IFIP International Conference on Hardware/ Software Codesign and Systems Synthesis (IEEE Cat. No.03TH8721).

[9]  Mark J. P. Chaisson,et al.  Short read fragment assembly of bacterial genomes. , 2008, Genome research.

[10]  J. Booth,et al.  SystemC modeling of a parallel processor broadcast interconnection system , 2002, Proceedings IEEE SoutheastCon 2002 (Cat. No.02CH37283).