The Equator MAP-CA/spl trade/ DSP: an end-to-end broadband signal processor/spl trade/ VLIW

Today's multimedia services, both at the server/headend and the client/consumer end, require high computational performance to support video encoding, decoding, and transcoding. Traditionally, the processing requirements have been met by application-specific processors (ASIC). What once were standalone single-function devices are now network-connected, multifunction service platforms - the Internet-ready digital television/video recorder/teleconference/game platform, for example. As a result, these platforms now must support multiple image formats, compression standards, and processing algorithms. Equator Technologies has developed a high-performance, programmable system on a chip, the MAP-CA digital signal processor (DSP), to address this requirement. The MAP-CA DSP combines general-purpose reduced instruction set computer processing with high-performance image and signal processing in a very long instruction word framework. The chip is designed to replace hardwired ASIC in a variety of products, including digital head-end, networking products, and consumer applications. We present an analysis of the MAP-CA DSP architecture and provide several performance benchmarks with popular media processing applications.

[1]  Mohammed Ghanbari,et al.  Heterogeneous Video Transcoding to Lower Spatio-Temporal Resolutions and Different Encoding Formats , 2000, IEEE Trans. Multim..

[2]  Hugo De Man,et al.  Low Power Memory Storage and Transfer Organization for the MPEG-4 Full Pel Motion Estimation on a Multimedia Processor , 1999, IEEE Trans. Multim..

[3]  Jennifer Rexford,et al.  Performance Evaluation of Smoothing Algorithms for Transmitting Prerecorded Variable-Bit-Rate Video , 1999, IEEE Trans. Multim..

[4]  Zixiang Xiong,et al.  Multiresolution watermarking for images and video , 1999, IEEE Trans. Circuits Syst. Video Technol..

[5]  K. Hastings,et al.  Challenges and opportunities of delivering IP-based residential television services , 2000 .

[6]  Chris Basoglu,et al.  MPEG-2 decoder implementation on MAP1000A media processor using the C language , 1999, Electronic Imaging.

[7]  Ajay Luthra,et al.  Rate control for MPEG transcoders , 2001, IEEE Trans. Circuits Syst. Video Technol..

[8]  Faouzi Kossentini,et al.  Efficient coding and mapping algorithms for software-only real-time video coding at low bit rates , 2000, IEEE Trans. Circuits Syst. Video Technol..

[9]  Chris Basoglu,et al.  The MAP1000A VLIW Mediaprocessor , 2000, IEEE Micro.

[10]  Ming-Ting Sun,et al.  A rate-control scheme for video transport over wireless channels , 2001, IEEE Trans. Circuits Syst. Video Technol..

[11]  Taejeong Kim,et al.  Blocking-artifact reduction in block-coded images using wavelet-based subband decomposition , 2000, IEEE Trans. Circuits Syst. Video Technol..

[12]  Yongmin Kim,et al.  Image computing library for a next-generation VLIW multimedia processor , 1998, Electronic Imaging.

[13]  Alan F. Lippman,et al.  Video coding for streaming media delivery on the Internet , 2001, IEEE Trans. Circuits Syst. Video Technol..

[14]  Jiro Katto,et al.  A wavelet codec with overlapped motion compensation for very low bit-rate environment , 1994, IEEE Trans. Circuits Syst. Video Technol..

[15]  Chris Basoglu,et al.  Next-generation media processors and their impact on medical imaging , 1998, Medical Imaging.

[16]  John G. Apostolopoulos,et al.  Postprocessing for very low bit-rate video compression , 1999, IEEE Trans. Image Process..

[17]  J. Vandewalle,et al.  Security and Performance Optimization of a new DES data encryption chip , 1987, ESSCIRC '87: 13th European Solid-State Circuits Conference.

[18]  Jon M. Peha,et al.  Streaming video over the Internet: approaches and directions , 2001, IEEE Trans. Circuits Syst. Video Technol..

[19]  Frank Hartung,et al.  Watermarking of multimedia content for m-commerce applications , 2000 .

[20]  Robert P. Colwell,et al.  A VLIW architecture for a trace scheduling compiler , 1987, ASPLOS 1987.

[21]  Liang-Gee Chen,et al.  An efficient architecture for two-dimensional discrete wavelet transform , 2001, IEEE Trans. Circuits Syst. Video Technol..

[22]  Zhi-Li Zhang,et al.  Video staging: a proxy-server-based approach to end-to-end video delivery over wide-area networks , 2000, TNET.

[23]  Ming-Ting Sun,et al.  Motion Vector Refinement for High-Performance Transcoding , 1999, IEEE Trans. Multim..

[24]  Bede Liu,et al.  Understanding multimedia application characteristics for designing programmable media processors , 1998, Electronic Imaging.

[25]  Chris Basoglu,et al.  High‐performance image computing with modern microprocessors , 1998 .

[26]  Charilaos Christopoulos,et al.  Transcoder architectures for video coding , 1998 .

[27]  T Koga,et al.  MOTION COMPENSATED INTER-FRAME CODING FOR VIDEO CONFERENCING , 1981 .

[28]  Detlev Marpe,et al.  Very low bit-rate video coding using wavelet-based techniques , 1999, IEEE Trans. Circuits Syst. Video Technol..

[29]  K. J. Ray Liu,et al.  Low-Power Architectures for Compressed Domain Video Coding Co-Processor , 2000, IEEE Trans. Multim..