Electrical-thermal co-analysis for power delivery networks in 3D system integration

In this paper, an electrical-thermal co-analysis method for power delivery networks in 3D system integration is proposed. For electrical analysis, temperature-dependent electrical resistivity of conductors is taken into account. For thermal analysis, Joule heating effect due to the current flowing through conductors is considered. The proposed co-analysis method is carried out using Rgen and ChipJoule of IBM EIP Tool Suite. An example of 3D integration system including stacked chips, power delivery network, glass-ceramic substrate, through-silicon vias, controlled collapse chip connections (C4s), underfill material, and TIM is analyzed using the proposed method. The simulation results show that the temperature effect on IR drop can not be neglected. The error of not considering thermal effect on IR drop is about 20% in the example.

[1]  Lawrence T. Pileggi,et al.  Efficient full-chip thermal modeling and analysis , 2004, IEEE/ACM International Conference on Computer Aided Design, 2004. ICCAD-2004..

[2]  Peter Schwarz,et al.  Electro-thermal circuit simulation using simulator coupling , 1997, IEEE Trans. Very Large Scale Integr. Syst..

[3]  G. De Mey,et al.  Device Level Electrothermal Analysis of Integrated Resistors , 2007, 2007 14th International Conference on Mixed Design of Integrated Circuits and Systems.

[4]  Y. Joshi,et al.  Parametric thermal modeling of 3D stacked chip electronics with interleaved solid heat spreaders , 2006, Thermal and Thermomechanical Proceedings 10th Intersociety Conference on Phenomena in Electronics Systems, 2006. ITHERM 2006..

[5]  P. R. Gray,et al.  Computer simulation of integrated circuits in the presence of electrothermal interaction , 1976 .

[6]  Sachin S. Sapatnekar,et al.  Electrothermal analysis and optimization techniques for nanoscale integrated circuits , 2006, Asia and South Pacific Conference on Design Automation, 2006..