Architecture for Hierarchical Block Motion Estimation Using Variable Block Sizes
暂无分享,去创建一个
[1] Liang-Gee Chen,et al. An efficient and simple VLSI tree architecture for motion estimation algorithms , 1993, IEEE Trans. Signal Process..
[2] Ming-Ting Sun,et al. A family of vlsi designs for the motion compensation block-matching algorithm , 1989 .
[3] Byung Cheol Song,et al. A fast multi-resolution block matching algorithm and its LSI architecture for low bit-rate video coding , 2001, IEEE Trans. Circuits Syst. Video Technol..
[4] Chaitali Chakrabarti,et al. Architectures for hierarchical and other block matching algorithms , 1995, IEEE Trans. Circuits Syst. Video Technol..
[5] Sohail Zafar,et al. Motion-compensated wavelet transform coding for color video compression , 1992, IEEE Trans. Circuits Syst. Video Technol..
[6] Liang-Gee Chen,et al. Parallel architectures for 3-step hierarchical search block-matching algorithm , 1994, IEEE Trans. Circuits Syst. Video Technol..
[7] M. Omair Ahmad,et al. New techniques for multi-resolution motion estimation , 2002, IEEE Trans. Circuits Syst. Video Technol..
[8] Shyang Chang,et al. Zero waiting-cycle hierarchical block matching algorithm and its array architectures , 1994, IEEE Trans. Circuits Syst. Video Technol..