The Verifiacation Problem for Safe Replaceability

This paper addresses the problem of verifying that a sequential digital design is a safe replacement for an existing design without making any assumptions about a known initial state of the design or about its environment. We formulate a safe replacement condition which guarantees that if an original design is replaced by a new design, the interacting environment cannot detect the change by observing the input-output behavior of the new design. Examples are given to show that safe replacement (≤) allows simplification of the state transition diagram of an original design. It is showed that if D1 is a safe replacement for design D0 then every closed strongly connected component of D1 is contained in Do. We present a decision procedure for determining whether a replacement design satisfies our safe replacement condition.

[1]  Olivier Coudert,et al.  Verification of Synchronous Sequential Machines Based on Symbolic Execution , 1989, Automatic Verification Methods for Finite State Systems.

[2]  Carl Pixley Introduction to a Computational Theory and Implementation of Sequential Hardware Equivalence , 1990, CAV.

[3]  Seh-Woong Jeong,et al.  ATPG aspects of FSM verification , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[4]  Robert K. Brayton,et al.  Implicit state enumeration of finite state machines using BDD's , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[5]  Jeffrey D. Ullman,et al.  Introduction to Automata Theory, Languages and Computation , 1979 .

[6]  Seh-Woong Jeong,et al.  Synchronizing sequences and symbolic traversal techniques in test generation , 1993, J. Electron. Test..

[7]  Paul Strauss,et al.  Motorola Inc. , 1993 .

[8]  J. Hartmanis,et al.  Algebraic Structure Theory Of Sequential Machines , 1966 .