On the design of piecewise regular processor arrays

Consideration is given to the design of a certain class of processor arrays. In comparison to regular arrays, i.e. wavefront or systolic arrays, they may contain context-dependent switching functions, and they can be partitioned into regular subarrays (in time and/or space). The described piecewise affine projection of algorithms on piecewise regular processor arrays fits into the desired hierarchical design approach. Based on mathematical models for piecewise regular algorithms, dependence graphs and processor arrays, a parametric representation for a class of transformation matrices is derived such that the resulting array is guaranteed to have a limited number of essentially different interconnections. In order to optimize the final realization, the methods known for systolic/wavefront arrays can be applied.<<ETX>>

[1]  U. Schwiegelshohn,et al.  One- and two-dimensional systolic arrays for least-squares problems , 1987, ICASSP '87. IEEE International Conference on Acoustics, Speech, and Signal Processing.

[2]  Y. Wong,et al.  Broadcast removal in systolic algorithms , 1988, [1988] Proceedings. International Conference on Systolic Arrays.

[3]  Thomas Kailath,et al.  Regular iterative algorithms and their implementation on processor arrays , 1988, Proc. IEEE.

[4]  D.I. Moldovan,et al.  On the design of algorithms for VLSI systolic arrays , 1983, Proceedings of the IEEE.

[5]  Dan I. Moldovan,et al.  Parallelism detection and transformation techniques useful for VLSI algorithms , 1985, J. Parallel Distributed Comput..

[6]  H. Nelis,et al.  Automatic Design And Partitioning Of VLSI Systolic/Wavefront Arrays , 1987, Optics & Photonics.

[7]  H. T. Kung,et al.  Systolic Arrays for (VLSI). , 1978 .

[8]  Dan I. Moldovan,et al.  Partitioning and Mapping Algorithms into Fixed Size Systolic Arrays , 1986, IEEE Transactions on Computers.

[9]  Richard M. Karp,et al.  The Organization of Computations for Uniform Recurrence Equations , 1967, JACM.

[10]  Lothar Thiele,et al.  On the hierarchical design of VLSI processor arrays , 1988, 1988., IEEE International Symposium on Circuits and Systems.

[11]  Lawrence Snyder,et al.  Introduction to the configurable, highly parallel computer , 1982, Computer.