A programmable FIR filter for TV ghost cancellation

A compact 64-tap programmable FIR filter, suitable for TV ghost cancellation, has been designed, fabricated and tested. The design uses carry-save add-shift (CSAS) multipliers, to achieve area efficiency, and an internally generated self-timed clock, to achieve timing efficiency. The prototype chip is implemented in a die area of 12.6 mm/sup 2/ using a 0.8-/spl mu/m CMOS process and can operate at up to 18 MHz, with a 5-V supply.

[1]  M. Kobayashi,et al.  An advanced single chip digital filter for ghost canceller , 1993 .

[2]  J. Huang.  A ghost cancelation system for the NTSC television , 1993 .

[3]  R. Gnanasekaran,et al.  A Fast Serial-Parallel Binary Multiplier , 1985, IEEE Transactions on Computers.

[4]  Richard D. Gitlin,et al.  Ghost cancellation of analog TV signals: with applications to IDTV, EDTV, and HDTV , 1991, IEEE Trans. Circuits Syst. Video Technol..

[5]  Jun Rim Choi,et al.  Structured design of a 288-tap FIR filter by optimized partial product tree compression , 1996, Proceedings of Custom Integrated Circuits Conference.

[6]  H. Watanabe,et al.  A VLSI chip set for ghost cancellation and waveform equalization of analog television signals , 1992, [Proceedings] ICASSP-92: 1992 IEEE International Conference on Acoustics, Speech, and Signal Processing.

[7]  Neil Weste,et al.  A Single Chip Video Ghost Canceller , 1992, 1992 Proceedings of the IEEE Custom Integrated Circuits Conference.

[8]  Christer Svensson,et al.  High-speed CMOS circuit technique , 1989 .