Improved modeling of isolated EDMOS in advanced CMOS technologies
暂无分享,去创建一个
[1] Andreas Mai,et al. Complementary RF-LDMOS transistors realized with standard CMOS implantations , 2012, 2012 Proceedings of the European Solid-State Device Research Conference (ESSDERC).
[2] Denis Flandre,et al. LDMOS in SOI technology with very-thin silicon film , 2004 .
[3] S.-F. Chu,et al. Impact of Deep N-well Implantation on Substrate Noise Coupling and RF Transistor Performance for Systems-on-a-Chip Integration , 2002, 32nd European Solid-State Device Research Conference.
[4] O. Faynot,et al. Parasitic bipolar impact in 32nm undoped channel Ultra-Thin BOX (UTBOX) and biased ground plane FDSOI high-k/metal gate technology , 2011, 2011 Proceedings of the European Solid-State Device Research Conference (ESSDERC).
[5] A. Giry,et al. LDMOS modeling for analog and RF circuit design , 2005, Proceedings of 35th European Solid-State Device Research Conference, 2005. ESSDERC 2005..
[6] Frederic Monsieur,et al. High voltage devices in advanced CMOS technologies , 2009, 2009 IEEE Custom Integrated Circuits Conference.
[7] T. Uesugi,et al. A concept of SOI RESURF lateral devices with striped trench electrodes , 2005, IEEE Transactions on Electron Devices.
[8] Zhixin Yan,et al. Gate-controlled lateral PNP BJT: characteristics, modeling and circuit applications , 1997 .
[9] J. Appels,et al. High voltage thin layer devices (RESURF devices) , 1979, 1979 International Electron Devices Meeting.
[10] Zhiming Feng,et al. Gate controlled vertical-lateral NPN bipolar transistor in 90nm RF CMOS process , 2008, 2008 IEEE Bipolar/BiCMOS Circuits and Technology Meeting.
[11] A. Leone,et al. Modelling parasitic bipolar devices in advanced smart-power technologies , 1997, Proceedings of the 1997 Bipolar/BiCMOS Circuits and Technology Meeting.
[12] H.J. Mattausch,et al. HiSIM-HV: A compact model for simulation of high-voltage-MOSFET circuits , 2008, 2008 9th International Conference on Solid-State and Integrated-Circuit Technology.
[13] B. Cialdella,et al. A new bipolar extraction tool for wide range of device behaviours , 1990, Proceedings of the 1991 International Conference on Microelectronic Test Structures.
[14] U Feldmann,et al. HiSIM-HV: A Compact Model for Simulation of High-Voltage MOSFET Circuits , 2010, IEEE Transactions on Electron Devices.