Prediction of Process Variation Effect for Ultrascaled GAA Vertical FET Devices Using a Machine Learning Approach

In this brief, we present an accurate and efficient machine learning (ML) approach which predicts variations in key electrical parameters using process variations (PVs) from ultrascaled gate-all-around (GAA) vertical FET (VFET) devices. The 3-D stochastic TCAD simulation is the most powerful tool for analyzing PVs, but for ultrascaled devices, the computation cost is too high because this method requires simultaneous analysis of various factors. The proposed ML approach is a new method which predicts the effects of the variability sources of ultrascaled devices. It also shows the same degree of accuracy, as well as improved efficiency compared to a 3-D stochastic TCAD simulation. An artificial neural network (ANN)-based ML algorithm can make multi-input -multi-output (MIMO) predictions very effectively and uses an internal algorithm structure that is improved relative to existing techniques to capture the effects of PVs accurately. This algorithm incurs approximately 16% of the computation cost by predicting the effects of process variability sources with less than 1% error compared to a 3-D stochastic TCAD simulation.

[1]  Kazuhiko Endo,et al.  Grain-Orientation Induced Work Function Variation in Nanoscale Metal-Gate Transistors—Part I: Modeling, Analysis, and Experimental Validation , 2010, IEEE Transactions on Electron Devices.

[2]  裕幸 飯田,et al.  International Technology Roadmap for Semiconductors 2003の要求清浄度について - シリコンウエハ表面と雰囲気環境に要求される清浄度, 分析方法の現状について - , 2004 .

[3]  D. Corliss,et al.  Stacked nanosheet gate-all-around transistor to enable scaling beyond FinFET , 2017, 2017 Symposium on VLSI Technology.

[4]  F. Chafik,et al.  Ti and NiPt/Ti liner silicide contacts for advanced technologies , 2016, 2016 IEEE Symposium on VLSI Technology.

[5]  Ru Huang,et al.  Predictive compact modeling of random variations in FinFET technology for 16/14nm node and beyond , 2015, 2015 IEEE International Electron Devices Meeting (IEDM).

[6]  Myounggon Kang,et al.  Compact Model Strategy of Metal-Gate Work-Function Variation for Ultrascaled FinFET and Vertical GAA FETs , 2019, IEEE Transactions on Electron Devices.

[7]  A. Thean,et al.  A Comprehensive Benchmark and Optimization of 5-nm Lateral and Vertical GAA 6T-SRAMs , 2016, IEEE Transactions on Electron Devices.

[8]  Andrew R. Brown,et al.  Interplay Between Process-Induced and Statistical Variability in 14-nm CMOS Technology Double-Gate SOI FinFETs , 2013, IEEE Transactions on Electron Devices.

[9]  Josef Watts,et al.  Statistical Compact Model Extraction: A Neural Network Approach , 2012, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[10]  Udayan Ganguly,et al.  Analytical Estimation of Threshold Voltage Variability by Metal Gate Granularity in FinFET , 2017, IEEE Transactions on Electron Devices.

[11]  Asen Asenov,et al.  FinFET Centric Variability-Aware Compact Model Extraction and Generation Technology Supporting DTCO , 2015, IEEE Transactions on Electron Devices.

[12]  J. Bude,et al.  MOSFET modeling into the ballistic regime , 2000, 2000 International Conference on Simulation Semiconductor Processes and Devices (Cat. No.00TH8502).

[13]  Andrew R. Brown,et al.  Statistical variability and reliability in nanoscale FinFETs , 2011, 2011 International Electron Devices Meeting.

[14]  A. Asenov,et al.  Comprehensive ‘atomistic’ simulation of statistical variability and reliability in 14 nm generation FinFETs , 2015, 2015 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD).

[15]  B. Cheng,et al.  Interplay between statistical reliability and variability: A comprehensive transistor-to-circuit simulation technology , 2013, 2013 IEEE International Reliability Physics Symposium (IRPS).