High-speed scaled-down self-aligned SEG SiGe HBTs
暂无分享,去创建一个
Katsuyoshi Washio | Hiromi Shimamoto | Makoto Miura | Eiji Ohue | Katsuya Oda | Isao Suzumura | A. Kodama | R. Hayami | T. Hashimoto | T. Tominari
[1] J.B. Johnson,et al. A technology simulation methodology for AC-performance optimization of SiGe HBTs , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).
[2] J. Bock,et al. Sub 5 ps SiGe bipolar technology , 2002, Digest. International Electron Devices Meeting,.
[3] T. Masuda,et al. 40 Gb/s analog IC chipset for optical receivers-AGC amplifier, full-wave rectifier and decision circuit implemented using self-aligned SiGe HBTs , 2001, 2001 IEEE MTT-S International Microwave Sympsoium Digest (Cat. No.01CH37157).
[4] K. Ohhata,et al. 40 Gb/s 4:1 multiplexer and 1:4 demultiplexer IC module using SiGe HBTs , 2001, 2001 IEEE MTT-S International Microwave Sympsoium Digest (Cat. No.01CH37157).
[5] M. Sokolich,et al. Demonstration of sub-5 ps CML ring oscillator gate delay with reduced parasitic AlInAs/InGaAs HBT , 2001, IEEE Electron Device Letters.
[6] K. Oda,et al. 5.3-ps ECL and 71-GHz static frequency divider in self-aligned SEG SiGe HBT , 2001, Proceedings of the 2001 BIPOLAR/BiCMOS Circuits and Technology Meeting (Cat. No.01CH37212).
[7] Young Kim,et al. Si/SiGe:C heterojunction bipolar transistors in an epi-free well, single-polysilicon technology , 1998, International Electron Devices Meeting 1998. Technical Digest (Cat. No.98CH36217).
[8] Y. Baeyens,et al. A fully-integrated 40 Gb/s clock and data recovery/1:4 DEMUX IC in SiGe technology , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).
[9] T. Masuda,et al. Single-chip 5.8 GHz ETC transceiver IC with PLL and demodulation circuits using SiGe HBT/CMOS , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).
[10] F. Wang,et al. Ultra high speed SiGe NPN for advanced BiCMOS technology , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).
[11] Katsuyoshi Washio,et al. A 0.2-/spl mu/m 180-GHz-f/sub max/ 6.7-ps-ECL SOI/HRS self aligned SEG SiGe HBT/CMOS technology for microwave and high-speed digital applications , 2000 .
[12] K. Oda,et al. Ultra-high-speed scaled-down self-aligned SEG SiGe HBTs , 2002, Digest. International Electron Devices Meeting,.
[13] K. Osafune,et al. Analysis of interconnections with BCB for high-speed digital applications , 1999, 1999 IEEE MTT-S International Microwave Symposium Digest (Cat. No.99CH36282).
[14] K. Oda,et al. Self-aligned selective-epitaxial-growth Si/sub 1-x-y/Ge/sub x/C/sub y/ HBT technology featuring 170-GHz f/sub max/ , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).
[15] K. Washio,et al. 82 GHz dynamic frequency divider in 5.5 ps ECL SiGe HBTs , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).