Diagnosis of Bridging Defects Based on Current Signatures at Low Power Supply Voltages
暂无分享,去创建一个
Camelia Hora | Bram Kruseman | Ananta K. Majhi | Daniel Arumí | Rosa Rodríguez-Montañés | Joan Figueras | Stefan Eichenberger | Maurice Lousberg | D. Arumí | J. Figueras | S. Eichenberger | B. Kruseman | A. Majhi | R. Rodríguez-Montañés | C. Hora | M. Lousberg
[1] Yuyun Liao,et al. Fault coverage analysis for physically-based CMOS bridging faults at different power supply voltages , 1996, Proceedings International Test Conference 1996. Test and Design Validity.
[2] Tracy Larrabee,et al. Diagnosing realistic bridging faults with single stuck-at information , 1998, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[3] Claude Thibeault,et al. On the Adaptation of Viterbi Algorithm for Diagnosis of Multiple Bridging Faults , 2000, IEEE Trans. Computers.
[4] Sreejit Chakravarty,et al. Dynamic Diagnostic Test Generation System for IDDQ Measurement Based Diagnosis of Bridging Faults , 1995 .
[5] John M. Acken,et al. Fault Model Evolution For Diagnosis: Accuracy vs Precision , 1992, 1992 Proceedings of the IEEE Custom Integrated Circuits Conference.
[6] Antonio Rubio,et al. I/sub ddq/ secondary components in CMOS logic circuits preceded by defective stages affected by analogue type faults , 1991 .
[7] Edward J. McCluskey,et al. Very-low-voltage testing for weak CMOS logic ICs , 1993, Proceedings of IEEE International Test Conference - (ITC).
[8] Edward J. McCluskey,et al. Stuck-fault tests vs. actual defects , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).
[9] Sreejit Chakravarty,et al. Voting model based diagnosis of bridging faults in combinational circuits , 1995, Proceedings of the 8th International Conference on VLSI Design.
[10] Elizabeth M. Rudnick,et al. Bridge fault diagnosis using stuck-at fault simulation , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[11] Franco Motika,et al. Application and analysis of IDDQ diagnostic software , 1997, Proceedings International Test Conference 1997.
[12] Anne Gattiker,et al. Random and systematic defect analysis using IDDQ signature analysis for understanding fails and guiding test decisions , 2004 .
[13] Claude Thibeault,et al. Diagnosis method based on /spl Delta/Iddq probabilistic signatures: experimental results , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).
[14] Thomas J. Vogels. Effectiveness of I-V testing in comparison to IDDq tests [IC testing] , 2003, Proceedings. 21st VLSI Test Symposium, 2003..
[15] S.D. Millman,et al. Diagnosing CMOS bridging faults with stuck-at fault dictionaries , 1990, Proceedings. International Test Conference 1990.
[16] A. R. Newton,et al. Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas , 1990 .
[17] Vishwani D. Agrawal,et al. New graphical I/sub DDQ/ signatures reduce defect level and yield loss , 2003, 16th International Conference on VLSI Design, 2003. Proceedings..
[18] Bram Kruseman,et al. The future of delta I/sub DDQ/ testing , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).
[19] Rosa Rodríguez-Montañés,et al. Bridges in sequential CMOS circuits: current-voltage signature , 1997, Proceedings. 15th IEEE VLSI Test Symposium (Cat. No.97TB100125).
[20] Wojciech Maly,et al. Current signatures: application , 1997, Proceedings International Test Conference 1997.
[21] Robert C. Aitken,et al. Fault Location with Current Monitoring , 1991, 1991, Proceedings. International Test Conference.
[22] Rosa Rodríguez-Montañés,et al. Bridging defects resistance measurements in a CMOS process , 1992, Proceedings International Test Conference 1992.
[23] Sreejit Chakravarty,et al. Algorithms for IDDQ measurement based diagnosis of bridging faults , 1992, J. Electron. Test..
[24] Michael Nicolaidis. Shorts in self-checking circuits , 1991, J. Electron. Test..
[25] J. Figueras,et al. I/sub DDQ/ test and diagnosis of CMOS circuits , 1995 .