论文信息 - GaAs MESFET differential pass-transistor logic

GaAs MESFET differential pass-transistor logic

A GaAs MESFET implementation of differential pass-transistor logic (DPTL) is presented. This logic technique combines the greater area efficiencies and high operation speeds of ratioless, pass-transistor circuits with the additional advantages of good noise immunity and low power dissipation. Experimental results are provided for a four-bit counter implemented in a 1 =m, depletion (D)-mode MESFET technology to demonstrate both the functionality and noise immunity of GaAs DPTL.

C.A.T. Salama | J. H. Pasternak

[1] Kazuo Yano,et al. A 3.8 ns CMOS 16×16 multiplier using complementary pass transistor logic , 1989, 1989 Proceedings of the IEEE Custom Integrated Circuits Conference.

[2] J. H. Pasternak,et al. Differential pass-transistor logic partial-product generator for iterative multipliers , 1989 .

[3] John H. Pasternak,et al. Optimization of Submicron CMOS Differential Pass-Transistor Logic , 1989, ESSCIRC '89: Proceedings of the 15th European Solid-State Circuits Conference.