A Method to Support Diagnostics of Dynamic Faults in Networks of Interconnections

The article is devoted to the method facilitating the diagnostics of dynamic faults in networks of interconnection in systems-on-chips. It shows how to reconstruct the erroneous test response sequence coming from the faulty connection based on the set of signatures obtained as a result of multiple compaction of this sequence in the MISR register with programmable feedback. The Chinese reminder theorem is used for this purpose. The article analyzes in detail the various hardware realizations of the discussed method. The testing time associated with each proposed solution was also estimated. Presented method can be used with any type of test sequence and test pattern generator. It is also easily scalable to any number of nets in the network of interconnections. Moreover, it supports finding a trade-off between area overhead and testing time.

[1]  Luigi Carro,et al.  Fault-Tolerant Techniques to Manage Yield and Power Constraints in Network-on-Chip Interconnections , 2012, VLSI-SoC.

[2]  Krzysztof Gucwa,et al.  Detection, Localisation and Identification of Interconnection Faults Using MISR Compactor , 2006, 2006 IEEE Design and Diagnostics of Electronic Circuits and systems.

[3]  Janusz Rajski,et al.  Modular compactor of test responses , 2006, 24th IEEE VLSI Test Symposium.

[4]  André DeHon,et al.  Seven strategies for tolerating highly defective fabrication , 2005, IEEE Design & Test of Computers.

[5]  A. Hlawiczka,et al.  Dependable testing of compactor MISR: an imperceptible problem? , 2002, Proceedings The Seventh IEEE European Test Workshop.

[6]  N. Koblitz.  A Course in Number Theory and Cryptography , 1987 .

[7]  L. Carro,et al.  ATARDS: An adaptive fault-tolerant strategy to cope with massive defects in Network-on-Chip interconnections , 2012, 2012 IEEE/IFIP 20th International Conference on VLSI and System-on-Chip (VLSI-SoC).

[8]  A. Hlawiczka,et al.  Multi-signature Analysis For Interconnect Test , 2006, Proceedings of the International Conference Mixed Design of Integrated Circuits and System, 2006. MIXDES 2006..

[9]  Antonio Rubio,et al.  Noise generation and coupling mechanisms in deep-submicron ICs , 2002, IEEE Design & Test of Computers.

[10]  J. Rivoir,et al.  Parallel test reduces cost of test more effectively than just a cheap tester , 2004, IEEE/CPMT/SEMI 29th International Electronics Manufacturing Technology Symposium (IEEE Cat. No.04CH37585).

[11]  Sujit Dey,et al.  Fault modeling and simulation for crosstalk in system-on-chip interconnects , 1999, 1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.99CH37051).

[12]  Chauchin Su,et al.  A unified approach to detecting crosstalk faults of interconnects in deep sub-micron VLSI , 2004, 13th Asian Test Symposium.

[13]  F. Moore,et al.  Polynomial Codes Over Certain Finite Fields , 2017 .

[14]  Victor Shoup,et al.  A computational introduction to number theory and algebra , 2005 .

[15]  Tomasz Garbolino,et al.  On application of polynominal algebra for identification of dynamic faults in interconnects , 2008 .

[16]  Janusz Rajski,et al.  Diagnosis of Scan Cells in BIST Environment , 1999, IEEE Trans. Computers.

[17]  Saman Adham,et al.  Scan-based BIST fault diagnosis , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[18]  Krzysztof Gucwa,et al.  Test-per-Clock Detection, Localization and Identification of Interconnect Faults , 2006, Eleventh IEEE European Test Symposium (ETS'06).