Symmetric Adiabatic Logic Circuits against Differential Power Analysis

We investigate the possibility of using adiabatic logic as a countermeasure against differential power analysis (DPA) style attacks to make use of its energy efficiency. Like other dual-rail logics, adiabatic logic exhibits a current dependence on input data, which makes the system vulnerable to DPA. To resolve this issue, we propose a symmetric adiabatic logic in which the discharge paths are symmetric for data-independent parasitic capacitance, and the charges are shared between the output nodes and between the internal nodes, respectively, to prevent the circuit from depending on the previous input data.

[1]  Siva Sai Yerubandi,et al.  Differential Power Analysis , 2002 .

[2]  Young Hwan Kim,et al.  Symmetric Discharge Logic against Differential Power Analysis , 2007, IEICE Trans. Fundam. Electron. Commun. Comput. Sci..

[3]  Deog-Kyoon Jeong,et al.  An efficient charge recovery logic circuit , 1996, IEEE J. Solid State Circuits.

[4]  Stefan Mangard,et al.  An AES Smart Card Implementation Resistant to Power Analysis Attacks , 2006, ACNS.

[5]  Amir Moradi,et al.  A secure and low-energy logic style using charge recovery approach , 2008, Proceeding of the 13th international symposium on Low power electronics and design (ISLPED '08).

[6]  Nestoras Tzartzanis,et al.  Low-power digital systems based on adiabatic-switching principles , 1994, IEEE Trans. Very Large Scale Integr. Syst..

[7]  Henk L. Muller,et al.  Random Register Renaming to Foil DPA , 2001, CHES.