Analysis of the subthreshold current of pocket or halo-implanted nMOSFETs
暂无分享,去创建一个
[1] S. Ogura,et al. Halo doping effects in submicron DI-LDD device design , 1985, 1985 International Electron Devices Meeting.
[2] Yon-Sup Pang,et al. Analytical subthreshold surface potential model for pocket n-MOSFETs , 2002 .
[3] Young-June Park,et al. Two-dimensional device simulation program: 2DP , 1985 .
[4] C. Sah,et al. Effects of diffusion current on characteristics of metal-oxide (insulator)-semiconductor transistors☆ , 1966 .
[5] N. D. Arora,et al. MOSFET Models for VLSI Circuit Simulation: Theory and Practice , 1993 .
[6] A. Veloso,et al. Diffusion-less junctions and super halo profiles for PMOS transistors formed by SPER and FUSI gate in 45 nm physical gate length devices , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..
[7] H. Min,et al. Channel length independent subthreshold characteristics in submicron MOSFETs , 1998, IEEE Electron Device Letters.
[8] Yon-Sup Pang,et al. Models for subthreshold and above-threshold currents in 0.1-/spl mu/m pocket n-MOSFETs for low-voltage applications , 2002 .
[9] T. Hori,et al. A 0.1 /spl mu/m CMOS technology with tilt-implanted punchthrough stopper (TIPS) , 1994, Proceedings of 1994 IEEE International Electron Devices Meeting.
[10] Tohru Mogami,et al. Sub-50-nm physical gate length CMOS technology and beyond using steep halo , 2002 .
[11] Kuo-Yin Huang,et al. An analytical subthreshold current model for pocket-implanted NMOSFETs , 2003 .
[12] J. Brews. A charge-sheet model of the MOSFET , 1978 .
[13] J. Wu,et al. Fluorine-assisted super-halo for sub-50-nm transistors , 2003, IEEE Electron Device Letters.
[14] Massimo Vanzi,et al. A physically based mobility model for numerical simulation of nonplanar devices , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..